Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_240600 24-Nov-2025 14:34:39 4817
FPDL13_DWMZ_250600 25-Nov-2025 14:43:33 4964
SXDL31_DWAV_240800 24-Nov-2025 08:08:29 16371
SXDL31_DWAV_241800 24-Nov-2025 18:02:09 8990
SXDL31_DWAV_250800 25-Nov-2025 07:58:39 16584
SXDL31_DWAV_251800 25-Nov-2025 17:47:59 7265
SXDL31_DWAV_LATEST 25-Nov-2025 17:47:59 7265
SXDL33_DWAV_240000 24-Nov-2025 11:07:30 11573
SXDL33_DWAV_250000 25-Nov-2025 10:53:29 5525
SXDL33_DWAV_LATEST 25-Nov-2025 10:53:29 5525
ber01-FWDL39_DWMS_241230-2511241230-dsw--0-ia5 24-Nov-2025 13:05:51 2188
ber01-FWDL39_DWMS_251230-2511251230-dsw--0-ia5 25-Nov-2025 12:06:17 1547
ber01-VHDL13_DWEH_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:28:17 2979
ber01-VHDL13_DWEH_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:28:11 3097
ber01-VHDL13_DWEH_240400-2511240400-dsw--0-ia5 24-Nov-2025 05:58:17 2850
ber01-VHDL13_DWEH_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:28:17 2770
ber01-VHDL13_DWEH_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:28:16 2705
ber01-VHDL13_DWEH_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:28:11 2962
ber01-VHDL13_DWEH_250400-2511250400-dsw--0-ia5 25-Nov-2025 05:58:15 2929
ber01-VHDL13_DWEH_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:28:17 2954
ber01-VHDL13_DWHG_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:30:06 3625
ber01-VHDL13_DWHG_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:30:07 3058
ber01-VHDL13_DWHG_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:00:07 3062
ber01-VHDL13_DWHG_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:30:07 2717
ber01-VHDL13_DWHG_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:30:06 2915
ber01-VHDL13_DWHG_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:30:08 3335
ber01-VHDL13_DWHG_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:11 3335
ber01-VHDL13_DWHG_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:30:08 3232
ber01-VHDL13_DWHH_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:30:06 3571
ber01-VHDL13_DWHH_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:30:07 3223
ber01-VHDL13_DWHH_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:00:07 3223
ber01-VHDL13_DWHH_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:30:07 2689
ber01-VHDL13_DWHH_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:30:06 2724
ber01-VHDL13_DWHH_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:30:08 2965
ber01-VHDL13_DWHH_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:11 3079
ber01-VHDL13_DWHH_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:30:08 2855
ber01-VHDL13_DWLG_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:30:02 3540
ber01-VHDL13_DWLG_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:30:01 3740
ber01-VHDL13_DWLG_240400-2511240400-dsw--0-ia5 24-Nov-2025 05:59:56 3148
ber01-VHDL13_DWLG_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:30:07 2984
ber01-VHDL13_DWLG_241800-2511241800-dsw--0-ia5 24-Nov-2025 20:08:36 2416
ber01-VHDL13_DWLG_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:30:01 2561
ber01-VHDL13_DWLG_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:01 2681
ber01-VHDL13_DWLG_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:30:01 2984
ber01-VHDL13_DWLH_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:30:02 2892
ber01-VHDL13_DWLH_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:30:01 3258
ber01-VHDL13_DWLH_240400-2511240400-dsw--0-ia5 24-Nov-2025 05:59:56 3097
ber01-VHDL13_DWLH_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:30:07 3127
ber01-VHDL13_DWLH_241800-2511241800-dsw--0-ia5 24-Nov-2025 20:08:22 2489
ber01-VHDL13_DWLH_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:30:01 2741
ber01-VHDL13_DWLH_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:01 2325
ber01-VHDL13_DWLH_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:30:01 2323
ber01-VHDL13_DWLI_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:30:02 3190
ber01-VHDL13_DWLI_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:30:01 3159
ber01-VHDL13_DWLI_240400-2511240400-dsw--0-ia5 24-Nov-2025 05:59:56 3133
ber01-VHDL13_DWLI_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:30:07 2867
ber01-VHDL13_DWLI_241800-2511241800-dsw--0-ia5 24-Nov-2025 20:08:52 2473
ber01-VHDL13_DWLI_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:30:01 2793
ber01-VHDL13_DWLI_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:01 2365
ber01-VHDL13_DWLI_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:30:01 2276
ber01-VHDL13_DWMG_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:30:06 3575
ber01-VHDL13_DWMG_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:30:01 3722
ber01-VHDL13_DWMG_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:00:02 3730
ber01-VHDL13_DWMG_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:30:01 4005
ber01-VHDL13_DWMG_240800_COR-2511240800-dsw--0-ia5 24-Nov-2025 09:38:02 4008
ber01-VHDL13_DWMG_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:30:02 2642
ber01-VHDL13_DWMG_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:30:01 3915
ber01-VHDL13_DWMG_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:01 3817
ber01-VHDL13_DWMG_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:30:01 3554
ber01-VHDL13_DWMO_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:30:06 3188
ber01-VHDL13_DWMO_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:30:01 3314
ber01-VHDL13_DWMO_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:00:02 3367
ber01-VHDL13_DWMO_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:30:01 3514
ber01-VHDL13_DWMO_240800_COR-2511240800-dsw--0-ia5 24-Nov-2025 09:38:16 3517
ber01-VHDL13_DWMO_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:30:02 3513
ber01-VHDL13_DWMO_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:30:01 3491
ber01-VHDL13_DWMO_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:01 3207
ber01-VHDL13_DWMO_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:30:01 2747
ber01-VHDL13_DWMP_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:30:06 3764
ber01-VHDL13_DWMP_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:30:01 3551
ber01-VHDL13_DWMP_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:00:07 3574
ber01-VHDL13_DWMP_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:30:01 3963
ber01-VHDL13_DWMP_240800_COR-2511240800-dsw--0-ia5 24-Nov-2025 09:38:52 3893
ber01-VHDL13_DWMP_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:30:02 3906
ber01-VHDL13_DWMP_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:30:01 3781
ber01-VHDL13_DWMP_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:01 3752
ber01-VHDL13_DWMP_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:30:01 3636
ber01-VHDL13_DWOG_231700_COR-2511231700-dsw--0-ia5 23-Nov-2025 23:50:17 5592
ber01-VHDL13_DWOG_240300-2511240300-dsw--0-ia5 24-Nov-2025 04:00:02 5254
ber01-VHDL13_DWOG_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:30:01 5390
ber01-VHDL13_DWOG_241700-2511241700-dsw--0-ia5 24-Nov-2025 19:00:05 4475
ber01-VHDL13_DWOG_250300-2511250300-dsw--0-ia5 25-Nov-2025 04:00:03 4851
ber01-VHDL13_DWOG_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:30:01 4740
ber01-VHDL13_DWOG_250800_COR-2511250800-dsw--0-ia5 25-Nov-2025 15:47:21 4411
ber01-VHDL13_DWOG_251700-2511251700-dsw--0-ia5 25-Nov-2025 19:00:01 4254
ber01-VHDL13_DWOH_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:28:11 2879
ber01-VHDL13_DWOH_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:28:17 3084
ber01-VHDL13_DWOH_240400-2511240400-dsw--0-ia5 24-Nov-2025 05:58:17 2958
ber01-VHDL13_DWOH_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:28:17 2834
ber01-VHDL13_DWOH_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:28:16 2771
ber01-VHDL13_DWOH_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:28:15 3035
ber01-VHDL13_DWOH_250400-2511250400-dsw--0-ia5 25-Nov-2025 05:58:15 2887
ber01-VHDL13_DWOH_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:28:17 2858
ber01-VHDL13_DWOI_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:28:11 2828
ber01-VHDL13_DWOI_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:28:11 2815
ber01-VHDL13_DWOI_240400-2511240400-dsw--0-ia5 24-Nov-2025 05:58:11 2609
ber01-VHDL13_DWOI_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:28:11 2598
ber01-VHDL13_DWOI_240800_COR-2511240800-dsw--0-ia5 24-Nov-2025 14:14:01 2771
ber01-VHDL13_DWOI_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:28:12 2603
ber01-VHDL13_DWOI_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:28:11 2756
ber01-VHDL13_DWOI_250400-2511250400-dsw--0-ia5 25-Nov-2025 05:58:15 2678
ber01-VHDL13_DWOI_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:28:11 2561
ber01-VHDL13_DWON_232349-2511232349-dsw--0-ia5 23-Nov-2025 23:49:37 4062
ber01-VHDL13_DWON_232349_COR-2511232349-dsw--0-ia5 23-Nov-2025 23:50:01 4066
ber01-VHDL13_DWON_240216-2511240216-dsw--0-ia5 24-Nov-2025 02:16:57 3675
ber01-VHDL13_DWON_240627-2511240627-dsw--0-ia5 24-Nov-2025 06:28:02 4199
ber01-VHDL13_DWON_240710-2511240710-dsw--0-ia5 24-Nov-2025 07:10:41 4275
ber01-VHDL13_DWON_240912-2511240912-dsw--0-ia5 24-Nov-2025 09:12:51 4363
ber01-VHDL13_DWON_241057-2511241057-dsw--0-ia5 24-Nov-2025 10:57:21 4363
ber01-VHDL13_DWON_241544-2511241544-dsw--0-ia5 24-Nov-2025 15:44:16 4021
ber01-VHDL13_DWON_241817-2511241817-dsw--0-ia5 24-Nov-2025 18:17:16 3527
ber01-VHDL13_DWON_242024-2511242024-dsw--0-ia5 24-Nov-2025 20:24:22 3497
ber01-VHDL13_DWON_250017-2511250017-dsw--0-ia5 25-Nov-2025 00:17:32 3727
ber01-VHDL13_DWON_250349-2511250349-dsw--0-ia5 25-Nov-2025 03:49:02 3727
ber01-VHDL13_DWON_250629-2511250629-dsw--0-ia5 25-Nov-2025 06:29:42 3909
ber01-VHDL13_DWON_250653-2511250653-dsw--0-ia5 25-Nov-2025 06:53:42 3893
ber01-VHDL13_DWON_250906-2511250906-dsw--0-ia5 25-Nov-2025 09:06:56 3934
ber01-VHDL13_DWON_251546-2511251546-dsw--0-ia5 25-Nov-2025 15:46:41 3218
ber01-VHDL13_DWON_251807-2511251807-dsw--0-ia5 25-Nov-2025 18:07:17 3336
ber01-VHDL13_DWPG_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:30:02 2643
ber01-VHDL13_DWPG_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:30:03 3012
ber01-VHDL13_DWPG_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:00:02 3171
ber01-VHDL13_DWPG_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:30:07 3083
ber01-VHDL13_DWPG_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:30:06 2279
ber01-VHDL13_DWPG_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:59:41 2932
ber01-VHDL13_DWPG_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:01 2817
ber01-VHDL13_DWPG_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:30:01 2850
ber01-VHDL13_DWPH_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:30:02 2833
ber01-VHDL13_DWPH_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:30:03 3076
ber01-VHDL13_DWPH_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:00:02 3190
ber01-VHDL13_DWPH_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:30:07 3196
ber01-VHDL13_DWPH_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:30:06 2262
ber01-VHDL13_DWPH_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:30:01 2765
ber01-VHDL13_DWPH_250200_COR-2511250200-dsw--0-ia5 25-Nov-2025 04:00:11 2774
ber01-VHDL13_DWPH_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:01 2563
ber01-VHDL13_DWPH_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:30:01 2725
ber01-VHDL13_DWSG_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:30:02 3519
ber01-VHDL13_DWSG_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:30:07 3440
ber01-VHDL13_DWSG_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:00:07 3581
ber01-VHDL13_DWSG_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:30:01 3348
ber01-VHDL13_DWSG_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:30:02 2676
ber01-VHDL13_DWSG_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:30:01 3542
ber01-VHDL13_DWSG_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:07 3786
ber01-VHDL13_DWSG_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:30:01 3609
ber01-VHDL13_DWSG_250800_COR-2511250800-dsw--0-ia5 25-Nov-2025 10:15:53 3468
ber01-VHDL17_DWOG_241200-2511241200-dsw--0-ia5 24-Nov-2025 12:19:56 3505
ber01-VHDL17_DWOG_251200-2511251200-dsw--0-ia5 25-Nov-2025 12:16:11 3659
swis2-VHDL20_DWEG_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:45:04 3446
swis2-VHDL20_DWEG_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:45:06 3601
swis2-VHDL20_DWEG_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:15:06 3413
swis2-VHDL20_DWEG_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:45:01 3591
swis2-VHDL20_DWEG_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:45:06 3451
swis2-VHDL20_DWEG_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:45:07 3452
swis2-VHDL20_DWEG_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:15:06 3348
swis2-VHDL20_DWEG_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:45:01 3580
swis2-VHDL20_DWEH_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:45:04 3505
swis2-VHDL20_DWEH_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:45:06 3591
swis2-VHDL20_DWEH_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:15:06 3325
swis2-VHDL20_DWEH_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:45:01 3552
swis2-VHDL20_DWEH_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:45:06 3201
swis2-VHDL20_DWEH_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:45:07 3424
swis2-VHDL20_DWEH_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:15:06 3402
swis2-VHDL20_DWEH_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:45:01 3701
swis2-VHDL20_DWEI_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:45:04 3420
swis2-VHDL20_DWEI_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:45:06 3349
swis2-VHDL20_DWEI_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:15:06 3095
swis2-VHDL20_DWEI_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:45:01 3402
swis2-VHDL20_DWEI_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:45:06 3095
swis2-VHDL20_DWEI_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:45:07 3188
swis2-VHDL20_DWEI_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:15:06 3170
swis2-VHDL20_DWEI_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:45:01 3330
swis2-VHDL20_DWHG_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:45:04 3808
swis2-VHDL20_DWHG_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:45:06 3244
swis2-VHDL20_DWHG_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:00:07 3245
swis2-VHDL20_DWHG_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:45:01 3384
swis2-VHDL20_DWHG_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:45:06 3098
swis2-VHDL20_DWHG_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:45:01 3521
swis2-VHDL20_DWHG_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:11 3518
swis2-VHDL20_DWHG_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:45:06 3839
swis2-VHDL20_DWHH_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:45:04 3757
swis2-VHDL20_DWHH_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:45:06 3409
swis2-VHDL20_DWHH_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:00:07 3409
swis2-VHDL20_DWHH_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:45:06 3297
swis2-VHDL20_DWHH_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:45:06 2910
swis2-VHDL20_DWHH_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:45:01 3151
swis2-VHDL20_DWHH_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:11 3265
swis2-VHDL20_DWHH_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:45:06 3445
swis2-VHDL20_DWLG_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:45:04 3959
swis2-VHDL20_DWLG_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:45:06 4162
swis2-VHDL20_DWLG_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:00:21 3621
swis2-VHDL20_DWLG_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:45:01 3644
swis2-VHDL20_DWLG_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:45:04 2846
swis2-VHDL20_DWLG_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:45:01 3015
swis2-VHDL20_DWLG_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:11 3086
swis2-VHDL20_DWLG_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:45:01 3695
swis2-VHDL20_DWLH_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:45:04 3319
swis2-VHDL20_DWLH_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:45:06 3688
swis2-VHDL20_DWLH_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:00:21 3577
swis2-VHDL20_DWLH_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:45:01 3798
swis2-VHDL20_DWLH_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:45:04 2926
swis2-VHDL20_DWLH_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:45:01 3202
swis2-VHDL20_DWLH_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:11 2730
swis2-VHDL20_DWLH_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:45:01 3024
swis2-VHDL20_DWLI_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:45:04 3612
swis2-VHDL20_DWLI_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:45:06 3584
swis2-VHDL20_DWLI_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:00:21 3605
swis2-VHDL20_DWLI_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:45:01 3528
swis2-VHDL20_DWLI_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:45:04 2905
swis2-VHDL20_DWLI_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:45:01 3249
swis2-VHDL20_DWLI_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:11 2765
swis2-VHDL20_DWLI_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:45:01 2976
swis2-VHDL20_DWMG_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:45:06 4231
swis2-VHDL20_DWMG_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:45:06 4172
swis2-VHDL20_DWMG_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:15:06 4270
swis2-VHDL20_DWMG_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:45:06 4831
swis2-VHDL20_DWMG_240800_COR-2511240800-dsw--0-ia5 24-Nov-2025 09:38:02 4835
swis2-VHDL20_DWMG_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:45:04 3182
swis2-VHDL20_DWMG_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:45:07 4499
swis2-VHDL20_DWMG_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:15:02 4245
swis2-VHDL20_DWMG_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:45:01 4284
swis2-VHDL20_DWMO_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:45:06 3773
swis2-VHDL20_DWMO_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:45:06 3852
swis2-VHDL20_DWMO_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:15:06 3912
swis2-VHDL20_DWMO_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:45:01 4242
swis2-VHDL20_DWMO_240800_COR-2511240800-dsw--0-ia5 24-Nov-2025 09:38:16 4246
swis2-VHDL20_DWMO_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:45:04 4058
swis2-VHDL20_DWMO_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:45:07 4067
swis2-VHDL20_DWMO_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:15:02 3640
swis2-VHDL20_DWMO_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:45:06 3403
swis2-VHDL20_DWMP_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:45:06 4295
swis2-VHDL20_DWMP_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:45:06 4020
swis2-VHDL20_DWMP_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:15:06 3982
swis2-VHDL20_DWMP_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:45:06 4482
swis2-VHDL20_DWMP_240800_COR-2511240800-dsw--0-ia5 24-Nov-2025 09:38:52 4486
swis2-VHDL20_DWMP_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:45:04 4216
swis2-VHDL20_DWMP_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:45:07 4406
swis2-VHDL20_DWMP_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:15:02 4179
swis2-VHDL20_DWMP_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:45:06 4373
swis2-VHDL20_DWPG_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:45:04 3278
swis2-VHDL20_DWPG_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:45:01 3466
swis2-VHDL20_DWPG_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:00:02 3548
swis2-VHDL20_DWPG_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:45:01 3951
swis2-VHDL20_DWPG_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:45:04 3017
swis2-VHDL20_DWPG_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:45:01 3482
swis2-VHDL20_DWPG_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:11 3254
swis2-VHDL20_DWPG_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:45:01 3469
swis2-VHDL20_DWPH_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:45:04 3468
swis2-VHDL20_DWPH_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:45:01 3529
swis2-VHDL20_DWPH_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:00:02 3569
swis2-VHDL20_DWPH_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:45:01 3909
swis2-VHDL20_DWPH_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:45:04 2975
swis2-VHDL20_DWPH_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:45:01 3301
swis2-VHDL20_DWPH_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:00:11 2937
swis2-VHDL20_DWPH_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:45:01 3278
swis2-VHDL20_DWSG_231800-2511231800-dsw--0-ia5 23-Nov-2025 19:45:04 4045
swis2-VHDL20_DWSG_240200-2511240200-dsw--0-ia5 24-Nov-2025 03:45:06 3994
swis2-VHDL20_DWSG_240400-2511240400-dsw--0-ia5 24-Nov-2025 06:15:02 4138
swis2-VHDL20_DWSG_240800-2511240800-dsw--0-ia5 24-Nov-2025 09:45:01 4080
swis2-VHDL20_DWSG_241300-2511241300-dsw--0-ia5 24-Nov-2025 14:45:09 3952
swis2-VHDL20_DWSG_241800-2511241800-dsw--0-ia5 24-Nov-2025 19:45:04 3107
swis2-VHDL20_DWSG_250200-2511250200-dsw--0-ia5 25-Nov-2025 03:45:07 3964
swis2-VHDL20_DWSG_250400-2511250400-dsw--0-ia5 25-Nov-2025 06:15:06 4215
swis2-VHDL20_DWSG_250800-2511250800-dsw--0-ia5 25-Nov-2025 09:45:01 4188
swis2-VHDL20_DWSG_250800_COR-2511250800-dsw--0-ia5 25-Nov-2025 10:15:53 3698
swis2-VHDL20_DWSG_251300-2511251300-dsw--0-ia5 25-Nov-2025 14:45:27 3908
wst04-VHDL20_DWEG_231800-2511231800-omedes--0.pdf 23-Nov-2025 19:45:18 229705
wst04-VHDL20_DWEG_240200-2511240200-omedes--0.pdf 24-Nov-2025 03:45:22 229132
wst04-VHDL20_DWEG_240400-2511240400-omedes--0.pdf 24-Nov-2025 06:15:26 228738
wst04-VHDL20_DWEG_240800-2511240800-omedes--0.pdf 24-Nov-2025 09:45:22 230925
wst04-VHDL20_DWEG_241800-2511241800-omedes--0.pdf 24-Nov-2025 19:45:12 229463
wst04-VHDL20_DWEG_250200-2511250200-omedes--0.pdf 25-Nov-2025 03:45:16 229857
wst04-VHDL20_DWEG_250400-2511250400-omedes--0.pdf 25-Nov-2025 06:15:26 229743
wst04-VHDL20_DWEG_250800-2511250800-omedes--0.pdf 25-Nov-2025 09:45:26 232424
wst04-VHDL20_DWEH_231800-2511231800-omedes--0.pdf 23-Nov-2025 19:45:21 231334
wst04-VHDL20_DWEH_240200-2511240200-omedes--0.pdf 24-Nov-2025 03:45:22 230867
wst04-VHDL20_DWEH_240400-2511240400-omedes--0.pdf 24-Nov-2025 06:15:22 230404
wst04-VHDL20_DWEH_240800-2511240800-omedes--0.pdf 24-Nov-2025 09:45:22 229473
wst04-VHDL20_DWEH_241800-2511241800-omedes--0.pdf 24-Nov-2025 19:45:12 228231
wst04-VHDL20_DWEH_250200-2511250200-omedes--0.pdf 25-Nov-2025 03:45:12 229439
wst04-VHDL20_DWEH_250400-2511250400-omedes--0.pdf 25-Nov-2025 06:15:22 228975
wst04-VHDL20_DWEH_250800-2511250800-omedes--0.pdf 25-Nov-2025 09:45:26 228876
wst04-VHDL20_DWEI_231800-2511231800-omedes--0.pdf 23-Nov-2025 19:45:21 319929
wst04-VHDL20_DWEI_240200-2511240200-omedes--0.pdf 24-Nov-2025 03:45:22 318849
wst04-VHDL20_DWEI_240400-2511240400-omedes--0.pdf 24-Nov-2025 06:15:26 318799
wst04-VHDL20_DWEI_240800-2511240800-omedes--0.pdf 24-Nov-2025 09:45:26 319145
wst04-VHDL20_DWEI_241800-2511241800-omedes--0.pdf 24-Nov-2025 19:45:16 318365
wst04-VHDL20_DWEI_250200-2511250200-omedes--0.pdf 25-Nov-2025 03:45:16 318226
wst04-VHDL20_DWEI_250400-2511250400-omedes--0.pdf 25-Nov-2025 06:15:26 318180
wst04-VHDL20_DWEI_250800-2511250800-omedes--0.pdf 25-Nov-2025 09:45:26 320368
wst04-VHDL20_DWHG_231800-2511231800-omedes--0.pdf 23-Nov-2025 19:45:18 334590
wst04-VHDL20_DWHG_240200-2511240200-omedes--0.pdf 24-Nov-2025 03:45:22 333355
wst04-VHDL20_DWHG_240400-2511240400-omedes--0.pdf 24-Nov-2025 06:00:11 333378
wst04-VHDL20_DWHG_240800-2511240800-omedes--0.pdf 24-Nov-2025 09:45:12 334112
wst04-VHDL20_DWHG_241800-2511241800-omedes--0.pdf 24-Nov-2025 19:45:22 311187
wst04-VHDL20_DWHG_250200-2511250200-omedes--0.pdf 25-Nov-2025 03:45:12 310984
wst04-VHDL20_DWHG_250400-2511250400-omedes--0.pdf 25-Nov-2025 06:00:11 310972
wst04-VHDL20_DWHG_250800-2511250800-omedes--0.pdf 25-Nov-2025 09:45:16 314066
wst04-VHDL20_DWHH_231800-2511231800-omedes--0.pdf 23-Nov-2025 19:45:12 331081
wst04-VHDL20_DWHH_240200-2511240200-omedes--0.pdf 24-Nov-2025 03:45:16 330454
wst04-VHDL20_DWHH_240400-2511240400-omedes--0.pdf 24-Nov-2025 06:00:17 330448
wst04-VHDL20_DWHH_240800-2511240800-omedes--0.pdf 24-Nov-2025 09:45:16 326968
wst04-VHDL20_DWHH_241800-2511241800-omedes--0.pdf 24-Nov-2025 19:45:22 304439
wst04-VHDL20_DWHH_250200-2511250200-omedes--0.pdf 25-Nov-2025 03:45:12 304038
wst04-VHDL20_DWHH_250400-2511250400-omedes--0.pdf 25-Nov-2025 06:00:11 304371
wst04-VHDL20_DWHH_250800-2511250800-omedes--0.pdf 25-Nov-2025 09:45:12 303443
wst04-VHDL20_DWLG_231800-2511231800-omedes--0.pdf 23-Nov-2025 19:40:32 307523
wst04-VHDL20_DWLG_240200-2511240200-omedes--0.pdf 24-Nov-2025 03:40:39 306595
wst04-VHDL20_DWLG_240400-2511240400-omedes--0.pdf 24-Nov-2025 05:59:41 305882
wst04-VHDL20_DWLG_240800-2511240800-omedes--0.pdf 24-Nov-2025 09:45:36 310412
wst04-VHDL20_DWLG_241800-2511241800-omedes--0.pdf 24-Nov-2025 19:45:26 310088
wst04-VHDL20_DWLG_250200-2511250200-omedes--0.pdf 25-Nov-2025 03:45:26 309827
wst04-VHDL20_DWLG_250400-2511250400-omedes--0.pdf 25-Nov-2025 06:00:40 310001
wst04-VHDL20_DWLG_250800-2511250800-omedes--0.pdf 25-Nov-2025 09:45:31 309249
wst04-VHDL20_DWLH_231800-2511231800-omedes--0.pdf 23-Nov-2025 19:40:22 314647
wst04-VHDL20_DWLH_240200-2511240200-omedes--0.pdf 24-Nov-2025 03:40:23 315671
wst04-VHDL20_DWLH_240400-2511240400-omedes--0.pdf 24-Nov-2025 05:59:41 315077
wst04-VHDL20_DWLH_240800-2511240800-omedes--0.pdf 24-Nov-2025 09:45:32 309437
wst04-VHDL20_DWLH_241800-2511241800-omedes--0.pdf 24-Nov-2025 19:45:22 307614
wst04-VHDL20_DWLH_250200-2511250200-omedes--0.pdf 25-Nov-2025 03:45:22 308131
wst04-VHDL20_DWLH_250400-2511250400-omedes--0.pdf 25-Nov-2025 06:00:40 307600
wst04-VHDL20_DWLH_250800-2511250800-omedes--0.pdf 25-Nov-2025 09:45:31 311222
wst04-VHDL20_DWLI_231800-2511231800-omedes--0.pdf 23-Nov-2025 19:40:42 301832
wst04-VHDL20_DWLI_240200-2511240200-omedes--0.pdf 24-Nov-2025 03:40:48 301459
wst04-VHDL20_DWLI_240400-2511240400-omedes--0.pdf 24-Nov-2025 05:59:41 301436
wst04-VHDL20_DWLI_240800-2511240800-omedes--0.pdf 24-Nov-2025 09:45:32 306409
wst04-VHDL20_DWLI_241800-2511241800-omedes--0.pdf 24-Nov-2025 19:45:22 305819
wst04-VHDL20_DWLI_250200-2511250200-omedes--0.pdf 25-Nov-2025 03:45:22 306303
wst04-VHDL20_DWLI_250400-2511250400-omedes--0.pdf 25-Nov-2025 06:00:40 305732
wst04-VHDL20_DWLI_250800-2511250800-omedes--0.pdf 25-Nov-2025 09:45:31 305901
wst04-VHDL20_DWMG_231800-2511231800-omedes--0.pdf 23-Nov-2025 19:45:21 510212
wst04-VHDL20_DWMG_240200-2511240200-omedes--0.pdf 24-Nov-2025 03:45:16 507852
wst04-VHDL20_DWMG_240400-2511240400-omedes--0.pdf 24-Nov-2025 06:15:22 507834
wst04-VHDL20_DWMG_240800-2511240800-omedes--0.pdf 24-Nov-2025 09:45:16 517043
wst04-VHDL20_DWMG_240800_COR-2511240800-omedes-..> 24-Nov-2025 09:38:08 517043
wst04-VHDL20_DWMG_241800-2511241800-omedes--0.pdf 24-Nov-2025 19:45:16 513917
wst04-VHDL20_DWMG_250200-2511250200-omedes--0.pdf 25-Nov-2025 03:45:18 515503
wst04-VHDL20_DWMG_250400-2511250400-omedes--0.pdf 25-Nov-2025 06:15:22 515310
wst04-VHDL20_DWMG_250800-2511250800-omedes--0.pdf 25-Nov-2025 09:45:16 516534
wst04-VHDL20_DWMO_231800-2511231800-omedes--0.pdf 23-Nov-2025 19:45:16 404088
wst04-VHDL20_DWMO_240200-2511240200-omedes--0.pdf 24-Nov-2025 03:45:12 402550
wst04-VHDL20_DWMO_240400-2511240400-omedes--0.pdf 24-Nov-2025 06:15:22 403054
wst04-VHDL20_DWMO_240800-2511240800-omedes--0.pdf 24-Nov-2025 09:45:16 415895
wst04-VHDL20_DWMO_240800_COR-2511240800-omedes-..> 24-Nov-2025 09:38:23 415895
wst04-VHDL20_DWMO_241800-2511241800-omedes--0.pdf 24-Nov-2025 19:45:16 415397
wst04-VHDL20_DWMO_250200-2511250200-omedes--0.pdf 25-Nov-2025 03:45:18 415085
wst04-VHDL20_DWMO_250400-2511250400-omedes--0.pdf 25-Nov-2025 06:15:22 415105
wst04-VHDL20_DWMO_250800-2511250800-omedes--0.pdf 25-Nov-2025 09:45:16 409497
wst04-VHDL20_DWMP_231800-2511231800-omedes--0.pdf 23-Nov-2025 19:45:21 530078
wst04-VHDL20_DWMP_240200-2511240200-omedes--0.pdf 24-Nov-2025 03:45:12 527267
wst04-VHDL20_DWMP_240400-2511240400-omedes--0.pdf 24-Nov-2025 06:15:22 528323
wst04-VHDL20_DWMP_240800-2511240800-omedes--0.pdf 24-Nov-2025 09:45:22 535270
wst04-VHDL20_DWMP_240800_COR-2511240800-omedes-..> 24-Nov-2025 09:39:02 535287
wst04-VHDL20_DWMP_241800-2511241800-omedes--0.pdf 24-Nov-2025 19:45:16 534073
wst04-VHDL20_DWMP_250200-2511250200-omedes--0.pdf 25-Nov-2025 03:45:22 532237
wst04-VHDL20_DWMP_250400-2511250400-omedes--0.pdf 25-Nov-2025 06:15:22 533184
wst04-VHDL20_DWMP_250800-2511250800-omedes--0.pdf 25-Nov-2025 09:45:21 543496
wst04-VHDL20_DWPG_231800-2511231800-omedes--0.pdf 23-Nov-2025 19:45:12 314286
wst04-VHDL20_DWPG_240200-2511240200-omedes--0.pdf 24-Nov-2025 03:45:18 314194
wst04-VHDL20_DWPG_240400-2511240400-omedes--0.pdf 24-Nov-2025 06:00:11 314058
wst04-VHDL20_DWPG_240800-2511240800-omedes--0.pdf 24-Nov-2025 09:45:26 360911
wst04-VHDL20_DWPG_241800-2511241800-omedes--0.pdf 24-Nov-2025 19:45:26 315798
wst04-VHDL20_DWPG_250200-2511250200-omedes--0.pdf 25-Nov-2025 03:45:26 316615
wst04-VHDL20_DWPG_250400-2511250400-omedes--0.pdf 25-Nov-2025 06:00:32 316520
wst04-VHDL20_DWPG_250800-2511250800-omedes--0.pdf 25-Nov-2025 09:45:31 358003
wst04-VHDL20_DWPH_231800-2511231800-omedes--0.pdf 23-Nov-2025 19:45:12 273348
wst04-VHDL20_DWPH_240200-2511240200-omedes--0.pdf 24-Nov-2025 03:45:18 227894
wst04-VHDL20_DWPH_240400-2511240400-omedes--0.pdf 24-Nov-2025 06:00:11 226826
wst04-VHDL20_DWPH_240800-2511240800-omedes--0.pdf 24-Nov-2025 09:45:32 269255
wst04-VHDL20_DWPH_241800-2511241800-omedes--0.pdf 24-Nov-2025 19:45:22 268040
wst04-VHDL20_DWPH_250200-2511250200-omedes--0.pdf 25-Nov-2025 03:45:22 224016
wst04-VHDL20_DWPH_250400-2511250400-omedes--0.pdf 25-Nov-2025 06:00:32 223033
wst04-VHDL20_DWPH_250800-2511250800-omedes--0.pdf 25-Nov-2025 09:45:31 273182
wst04-VHDL20_DWSG_231800-2511231800-omedes--0.pdf 23-Nov-2025 19:45:12 329774
wst04-VHDL20_DWSG_240200-2511240200-omedes--0.pdf 24-Nov-2025 03:45:12 330339
wst04-VHDL20_DWSG_240400-2511240400-omedes--0.pdf 24-Nov-2025 06:15:16 331478
wst04-VHDL20_DWSG_240800-2511240800-omedes--0.pdf 24-Nov-2025 09:45:12 329481
wst04-VHDL20_DWSG_241300-2511241300-omedes--0.pdf 24-Nov-2025 14:45:11 329301
wst04-VHDL20_DWSG_241800-2511241800-omedes--0.pdf 24-Nov-2025 19:45:12 326738
wst04-VHDL20_DWSG_250200-2511250200-omedes--0.pdf 25-Nov-2025 03:45:16 327424
wst04-VHDL20_DWSG_250400-2511250400-omedes--0.pdf 25-Nov-2025 06:15:12 327786
wst04-VHDL20_DWSG_250800-2511250800-omedes--0.pdf 25-Nov-2025 10:16:01 326978
wst04-VHDL20_DWSG_251300-2511251300-omedes--0.pdf 25-Nov-2025 14:45:27 327575