Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_180600 18-Mar-2026 13:45:55 4611
FPDL13_DWMZ_190600 19-Mar-2026 13:15:09 4400
SXDL31_DWAV_180800 18-Mar-2026 08:55:35 9830
SXDL31_DWAV_181800 18-Mar-2026 17:35:18 4054
SXDL31_DWAV_190800 19-Mar-2026 07:44:54 11687
SXDL31_DWAV_191800 19-Mar-2026 17:37:10 4627
SXDL31_DWAV_LATEST 19-Mar-2026 17:37:10 4627
SXDL33_DWAV_180000 18-Mar-2026 09:58:54 14200
SXDL33_DWAV_190000 19-Mar-2026 10:58:45 9367
SXDL33_DWAV_LATEST 19-Mar-2026 10:58:45 9367
ber01-FWDL39_DWMS_181230-2603181230-dsw--0-ia5 18-Mar-2026 11:07:56 1271
ber01-FWDL39_DWMS_191230-2603191230-dsw--0-ia5 19-Mar-2026 12:20:35 1779
ber01-VHDL13_DWEH_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:28:12 2487
ber01-VHDL13_DWEH_180400-2603180400-dsw--0-ia5 18-Mar-2026 05:58:17 2340
ber01-VHDL13_DWEH_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:28:17 2346
ber01-VHDL13_DWEH_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:28:16 2303
ber01-VHDL13_DWEH_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:28:12 2512
ber01-VHDL13_DWEH_190400-2603190400-dsw--0-ia5 19-Mar-2026 05:58:12 2693
ber01-VHDL13_DWEH_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:28:16 2511
ber01-VHDL13_DWEH_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:28:16 2480
ber01-VHDL13_DWHG_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:30:06 2764
ber01-VHDL13_DWHG_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:06 2772
ber01-VHDL13_DWHG_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:30:50 2710
ber01-VHDL13_DWHG_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:30:08 2619
ber01-VHDL13_DWHG_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:30:08 2770
ber01-VHDL13_DWHG_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:11 2635
ber01-VHDL13_DWHG_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:30:13 2815
ber01-VHDL13_DWHG_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:30:06 2884
ber01-VHDL13_DWHH_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:30:06 2758
ber01-VHDL13_DWHH_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:06 2746
ber01-VHDL13_DWHH_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:30:50 2707
ber01-VHDL13_DWHH_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:30:08 2647
ber01-VHDL13_DWHH_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:30:08 2916
ber01-VHDL13_DWHH_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:11 2934
ber01-VHDL13_DWHH_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:30:13 2678
ber01-VHDL13_DWHH_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:30:06 2546
ber01-VHDL13_DWLG_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:30:06 2045
ber01-VHDL13_DWLG_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:01 2178
ber01-VHDL13_DWLG_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:30:50 2028
ber01-VHDL13_DWLG_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:30:04 1914
ber01-VHDL13_DWLG_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:30:03 1860
ber01-VHDL13_DWLG_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:01 1823
ber01-VHDL13_DWLG_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:30:04 1792
ber01-VHDL13_DWLG_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:30:01 1603
ber01-VHDL13_DWLH_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:30:06 2108
ber01-VHDL13_DWLH_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:01 2179
ber01-VHDL13_DWLH_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:30:51 2103
ber01-VHDL13_DWLH_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:30:04 2042
ber01-VHDL13_DWLH_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:30:03 2153
ber01-VHDL13_DWLH_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:01 2115
ber01-VHDL13_DWLH_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:30:04 2203
ber01-VHDL13_DWLH_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:30:01 1893
ber01-VHDL13_DWLI_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:30:06 1974
ber01-VHDL13_DWLI_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:01 2128
ber01-VHDL13_DWLI_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:30:50 2092
ber01-VHDL13_DWLI_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:30:04 1954
ber01-VHDL13_DWLI_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:30:03 1923
ber01-VHDL13_DWLI_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:01 1883
ber01-VHDL13_DWLI_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:30:04 1962
ber01-VHDL13_DWLI_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:30:01 1766
ber01-VHDL13_DWMG_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:30:06 2659
ber01-VHDL13_DWMG_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:01 2658
ber01-VHDL13_DWMG_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:30:50 2418
ber01-VHDL13_DWMG_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:30:08 2599
ber01-VHDL13_DWMG_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:30:03 2642
ber01-VHDL13_DWMG_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:07 2676
ber01-VHDL13_DWMG_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:30:04 2372
ber01-VHDL13_DWMG_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:30:01 2535
ber01-VHDL13_DWMG_191800_COR-2603191800-dsw--0-ia5 19-Mar-2026 20:07:27 2639
ber01-VHDL13_DWMO_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:30:06 2033
ber01-VHDL13_DWMO_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:01 2030
ber01-VHDL13_DWMO_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:30:51 1984
ber01-VHDL13_DWMO_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:30:08 1707
ber01-VHDL13_DWMO_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:30:03 2407
ber01-VHDL13_DWMO_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:07 2401
ber01-VHDL13_DWMO_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:30:04 2073
ber01-VHDL13_DWMO_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:30:01 2252
ber01-VHDL13_DWMO_191800_COR-2603191800-dsw--0-ia5 19-Mar-2026 20:08:01 2510
ber01-VHDL13_DWMP_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:30:06 2859
ber01-VHDL13_DWMP_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:01 2878
ber01-VHDL13_DWMP_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:30:51 2653
ber01-VHDL13_DWMP_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:30:08 2587
ber01-VHDL13_DWMP_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:30:03 2636
ber01-VHDL13_DWMP_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:07 2621
ber01-VHDL13_DWMP_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:30:04 2161
ber01-VHDL13_DWMP_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:30:01 2464
ber01-VHDL13_DWMP_191800_COR-2603191800-dsw--0-ia5 19-Mar-2026 20:07:51 2682
ber01-VHDL13_DWOG_180300-2603180300-dsw--0-ia5 18-Mar-2026 04:00:02 4891
ber01-VHDL13_DWOG_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:30:51 4115
ber01-VHDL13_DWOG_181700-2603181700-dsw--0-ia5 18-Mar-2026 19:00:07 3525
ber01-VHDL13_DWOG_190300-2603190300-dsw--0-ia5 19-Mar-2026 04:00:03 3600
ber01-VHDL13_DWOG_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:30:13 3381
ber01-VHDL13_DWOG_191700-2603191700-dsw--0-ia5 19-Mar-2026 19:00:01 3281
ber01-VHDL13_DWOH_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:28:17 2655
ber01-VHDL13_DWOH_180400-2603180400-dsw--0-ia5 18-Mar-2026 05:58:11 2673
ber01-VHDL13_DWOH_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:28:13 2540
ber01-VHDL13_DWOH_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:28:12 2283
ber01-VHDL13_DWOH_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:28:12 2394
ber01-VHDL13_DWOH_190400-2603190400-dsw--0-ia5 19-Mar-2026 05:58:12 2433
ber01-VHDL13_DWOH_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:28:12 2357
ber01-VHDL13_DWOH_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:28:16 2465
ber01-VHDL13_DWOI_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:28:12 2639
ber01-VHDL13_DWOI_180400-2603180400-dsw--0-ia5 18-Mar-2026 05:58:11 2568
ber01-VHDL13_DWOI_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:28:13 2504
ber01-VHDL13_DWOI_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:28:12 2210
ber01-VHDL13_DWOI_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:28:17 2328
ber01-VHDL13_DWOI_190400-2603190400-dsw--0-ia5 19-Mar-2026 05:58:17 2435
ber01-VHDL13_DWOI_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:28:16 2378
ber01-VHDL13_DWOI_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:28:12 2370
ber01-VHDL13_DWON_172258-2603172258-dsw--0-ia5 17-Mar-2026 22:59:01 3223
ber01-VHDL13_DWON_180629-2603180629-dsw--0-ia5 18-Mar-2026 06:29:13 3263
ber01-VHDL13_DWON_180656-2603180656-dsw--0-ia5 18-Mar-2026 06:57:01 3246
ber01-VHDL13_DWON_180816-2603180816-dsw--0-ia5 18-Mar-2026 08:16:56 3321
ber01-VHDL13_DWON_181053-2603181053-dsw--0-ia5 18-Mar-2026 10:53:56 3843
ber01-VHDL13_DWON_181549-2603181549-dsw--0-ia5 18-Mar-2026 15:49:21 3069
ber01-VHDL13_DWON_181552-2603181552-dsw--0-ia5 18-Mar-2026 15:53:03 3069
ber01-VHDL13_DWON_181744-2603181744-dsw--0-ia5 18-Mar-2026 17:44:02 3069
ber01-VHDL13_DWON_181755-2603181755-dsw--0-ia5 18-Mar-2026 17:55:22 3069
ber01-VHDL13_DWON_181927-2603181927-dsw--0-ia5 18-Mar-2026 19:27:57 3069
ber01-VHDL13_DWON_190014-2603190014-dsw--0-ia5 19-Mar-2026 00:14:57 3217
ber01-VHDL13_DWON_190232-2603190232-dsw--0-ia5 19-Mar-2026 02:32:23 3217
ber01-VHDL13_DWON_190417-2603190417-dsw--0-ia5 19-Mar-2026 04:17:47 3597
ber01-VHDL13_DWON_190625-2603190625-dsw--0-ia5 19-Mar-2026 06:25:41 3462
ber01-VHDL13_DWON_190645-2603190645-dsw--0-ia5 19-Mar-2026 06:45:06 3460
ber01-VHDL13_DWON_190907-2603190907-dsw--0-ia5 19-Mar-2026 09:07:26 3460
ber01-VHDL13_DWON_191513-2603191513-dsw--0-ia5 19-Mar-2026 15:13:41 3506
ber01-VHDL13_DWON_191739-2603191739-dsw--0-ia5 19-Mar-2026 17:40:06 3022
ber01-VHDL13_DWON_191933-2603191933-dsw--0-ia5 19-Mar-2026 19:33:48 3022
ber01-VHDL13_DWPG_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:30:06 2206
ber01-VHDL13_DWPG_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:01 2150
ber01-VHDL13_DWPG_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:30:51 2040
ber01-VHDL13_DWPG_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:30:04 2196
ber01-VHDL13_DWPG_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:30:03 2253
ber01-VHDL13_DWPG_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:01 2264
ber01-VHDL13_DWPG_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:30:04 2336
ber01-VHDL13_DWPG_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:30:01 2029
ber01-VHDL13_DWPH_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:30:06 2176
ber01-VHDL13_DWPH_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:01 2175
ber01-VHDL13_DWPH_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:30:50 2164
ber01-VHDL13_DWPH_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:30:04 2051
ber01-VHDL13_DWPH_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:30:03 2216
ber01-VHDL13_DWPH_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:01 2224
ber01-VHDL13_DWPH_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:30:04 2239
ber01-VHDL13_DWPH_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:30:01 1903
ber01-VHDL13_DWSG_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:30:06 3115
ber01-VHDL13_DWSG_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:08 3061
ber01-VHDL13_DWSG_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:30:50 3279
ber01-VHDL13_DWSG_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:30:04 3264
ber01-VHDL13_DWSG_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:30:03 2843
ber01-VHDL13_DWSG_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:11 2543
ber01-VHDL13_DWSG_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:30:13 2656
ber01-VHDL13_DWSG_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:30:01 2103
ber01-VHDL17_DWOG_181200-2603181200-dsw--0-ia5 18-Mar-2026 10:48:07 3685
ber01-VHDL17_DWOG_191200-2603191200-dsw--0-ia5 19-Mar-2026 12:52:21 2910
swis2-VHDL20_DWEG_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:45:02 2955
swis2-VHDL20_DWEG_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:15:01 3060
swis2-VHDL20_DWEG_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:45:06 3147
swis2-VHDL20_DWEG_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:45:06 2692
swis2-VHDL20_DWEG_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:45:06 2753
swis2-VHDL20_DWEG_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:15:01 2756
swis2-VHDL20_DWEG_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:45:01 2835
swis2-VHDL20_DWEG_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:45:02 2791
swis2-VHDL20_DWEH_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:45:02 2812
swis2-VHDL20_DWEH_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:15:01 2681
swis2-VHDL20_DWEH_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:45:06 2852
swis2-VHDL20_DWEH_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:45:06 2666
swis2-VHDL20_DWEH_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:45:06 2839
swis2-VHDL20_DWEH_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:15:01 3028
swis2-VHDL20_DWEH_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:45:06 3011
swis2-VHDL20_DWEH_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:45:02 2831
swis2-VHDL20_DWEI_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:45:02 2934
swis2-VHDL20_DWEI_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:15:01 2925
swis2-VHDL20_DWEI_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:45:06 3032
swis2-VHDL20_DWEI_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:45:06 2567
swis2-VHDL20_DWEI_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:45:06 2623
swis2-VHDL20_DWEI_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:15:01 2786
swis2-VHDL20_DWEI_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:45:01 2900
swis2-VHDL20_DWEI_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:45:02 2718
swis2-VHDL20_DWHG_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:45:06 2950
swis2-VHDL20_DWHG_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:06 2955
swis2-VHDL20_DWHG_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:45:02 3302
swis2-VHDL20_DWHG_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:45:06 2802
swis2-VHDL20_DWHG_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:45:06 2956
swis2-VHDL20_DWHG_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:11 2818
swis2-VHDL20_DWHG_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:45:01 3400
swis2-VHDL20_DWHG_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:45:06 3067
swis2-VHDL20_DWHH_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:45:06 2944
swis2-VHDL20_DWHH_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:06 2932
swis2-VHDL20_DWHH_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:45:02 3311
swis2-VHDL20_DWHH_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:45:06 2833
swis2-VHDL20_DWHH_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:45:06 3102
swis2-VHDL20_DWHH_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:11 3120
swis2-VHDL20_DWHH_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:45:01 3272
swis2-VHDL20_DWHH_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:45:06 2732
swis2-VHDL20_DWLG_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:45:06 2388
swis2-VHDL20_DWLG_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:12 2523
swis2-VHDL20_DWLG_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:45:02 2518
swis2-VHDL20_DWLG_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:45:02 2259
swis2-VHDL20_DWLG_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:45:02 2205
swis2-VHDL20_DWLG_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:11 2164
swis2-VHDL20_DWLG_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:45:01 2279
swis2-VHDL20_DWLG_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:45:06 1944
swis2-VHDL20_DWLH_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:45:06 2458
swis2-VHDL20_DWLH_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:12 2531
swis2-VHDL20_DWLH_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:45:02 2604
swis2-VHDL20_DWLH_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:45:02 2394
swis2-VHDL20_DWLH_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:45:02 2505
swis2-VHDL20_DWLH_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:11 2463
swis2-VHDL20_DWLH_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:45:01 2701
swis2-VHDL20_DWLH_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:45:06 2241
swis2-VHDL20_DWLI_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:45:06 2319
swis2-VHDL20_DWLI_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:12 2475
swis2-VHDL20_DWLI_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:45:02 2583
swis2-VHDL20_DWLI_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:45:02 2301
swis2-VHDL20_DWLI_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:45:02 2270
swis2-VHDL20_DWLI_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:11 2226
swis2-VHDL20_DWLI_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:45:01 2450
swis2-VHDL20_DWLI_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:45:06 2109
swis2-VHDL20_DWMG_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:45:02 3076
swis2-VHDL20_DWMG_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:15:01 3099
swis2-VHDL20_DWMG_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:45:02 3015
swis2-VHDL20_DWMG_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:45:06 3023
swis2-VHDL20_DWMG_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:45:06 3066
swis2-VHDL20_DWMG_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:15:07 3067
swis2-VHDL20_DWMG_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:45:01 2940
swis2-VHDL20_DWMG_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:45:02 3067
swis2-VHDL20_DWMG_191800_COR-2603191800-dsw--0-ia5 19-Mar-2026 20:07:27 3071
swis2-VHDL20_DWMO_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:45:02 2463
swis2-VHDL20_DWMO_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:15:01 2465
swis2-VHDL20_DWMO_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:45:02 2579
swis2-VHDL20_DWMO_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:45:06 2604
swis2-VHDL20_DWMO_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:45:06 2787
swis2-VHDL20_DWMO_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:15:07 2796
swis2-VHDL20_DWMO_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:45:01 2648
swis2-VHDL20_DWMO_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:45:02 2688
swis2-VHDL20_DWMO_191800_COR-2603191800-dsw--0-ia5 19-Mar-2026 20:08:01 2946
swis2-VHDL20_DWMP_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:45:02 3287
swis2-VHDL20_DWMP_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:15:01 3322
swis2-VHDL20_DWMP_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:45:02 3259
swis2-VHDL20_DWMP_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:45:06 3009
swis2-VHDL20_DWMP_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:45:06 3068
swis2-VHDL20_DWMP_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:15:07 3012
swis2-VHDL20_DWMP_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:45:01 2734
swis2-VHDL20_DWMP_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:45:02 2974
swis2-VHDL20_DWMP_191800_COR-2603191800-dsw--0-ia5 19-Mar-2026 20:07:51 3142
swis2-VHDL20_DWPG_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:45:06 2536
swis2-VHDL20_DWPG_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:12 2479
swis2-VHDL20_DWPG_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:45:02 2502
swis2-VHDL20_DWPG_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:45:02 2658
swis2-VHDL20_DWPG_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:45:02 2585
swis2-VHDL20_DWPG_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:11 2590
swis2-VHDL20_DWPG_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:45:01 2795
swis2-VHDL20_DWPG_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:45:06 2488
swis2-VHDL20_DWPH_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:45:06 2505
swis2-VHDL20_DWPH_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:00:12 2506
swis2-VHDL20_DWPH_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:45:02 2626
swis2-VHDL20_DWPH_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:45:02 2513
swis2-VHDL20_DWPH_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:45:02 2547
swis2-VHDL20_DWPH_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:00:11 2552
swis2-VHDL20_DWPH_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:45:01 2698
swis2-VHDL20_DWPH_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:45:06 2362
swis2-VHDL20_DWSG_180200-2603180200-dsw--0-ia5 18-Mar-2026 03:45:06 3489
swis2-VHDL20_DWSG_180400-2603180400-dsw--0-ia5 18-Mar-2026 06:15:01 3416
swis2-VHDL20_DWSG_180800-2603180800-dsw--0-ia5 18-Mar-2026 09:45:06 3832
swis2-VHDL20_DWSG_181300-2603181300-dsw--0-ia5 18-Mar-2026 14:45:16 3676
swis2-VHDL20_DWSG_181800-2603181800-dsw--0-ia5 18-Mar-2026 19:45:02 3648
swis2-VHDL20_DWSG_190200-2603190200-dsw--0-ia5 19-Mar-2026 03:45:02 3218
swis2-VHDL20_DWSG_190400-2603190400-dsw--0-ia5 19-Mar-2026 06:15:01 2922
swis2-VHDL20_DWSG_190800-2603190800-dsw--0-ia5 19-Mar-2026 09:45:01 3181
swis2-VHDL20_DWSG_191300-2603191300-dsw--0-ia5 19-Mar-2026 14:45:07 2851
swis2-VHDL20_DWSG_191800-2603191800-dsw--0-ia5 19-Mar-2026 19:45:06 2484
wst04-VHDL20_DWEG_180200-2603180200-omedes--0.pdf 18-Mar-2026 03:45:12 241893
wst04-VHDL20_DWEG_180400-2603180400-omedes--0.pdf 18-Mar-2026 06:15:23 241310
wst04-VHDL20_DWEG_180800-2603180800-omedes--0.pdf 18-Mar-2026 09:45:12 246027
wst04-VHDL20_DWEG_181800-2603181800-omedes--0.pdf 18-Mar-2026 19:45:11 243940
wst04-VHDL20_DWEG_190200-2603190200-omedes--0.pdf 19-Mar-2026 03:45:16 244735
wst04-VHDL20_DWEG_190400-2603190400-omedes--0.pdf 19-Mar-2026 06:15:17 244371
wst04-VHDL20_DWEG_190800-2603190800-omedes--0.pdf 19-Mar-2026 09:45:16 241081
wst04-VHDL20_DWEG_191800-2603191800-omedes--0.pdf 19-Mar-2026 19:45:12 240664
wst04-VHDL20_DWEH_180200-2603180200-omedes--0.pdf 18-Mar-2026 03:45:12 243079
wst04-VHDL20_DWEH_180400-2603180400-omedes--0.pdf 18-Mar-2026 06:15:23 241221
wst04-VHDL20_DWEH_180800-2603180800-omedes--0.pdf 18-Mar-2026 09:45:16 244341
wst04-VHDL20_DWEH_181800-2603181800-omedes--0.pdf 18-Mar-2026 19:45:11 243511
wst04-VHDL20_DWEH_190200-2603190200-omedes--0.pdf 19-Mar-2026 03:45:16 245139
wst04-VHDL20_DWEH_190400-2603190400-omedes--0.pdf 19-Mar-2026 06:15:17 244960
wst04-VHDL20_DWEH_190800-2603190800-omedes--0.pdf 19-Mar-2026 09:45:12 240008
wst04-VHDL20_DWEH_191800-2603191800-omedes--0.pdf 19-Mar-2026 19:45:12 239013
wst04-VHDL20_DWEI_180200-2603180200-omedes--0.pdf 18-Mar-2026 03:45:12 343072
wst04-VHDL20_DWEI_180400-2603180400-omedes--0.pdf 18-Mar-2026 06:15:27 342546
wst04-VHDL20_DWEI_180800-2603180800-omedes--0.pdf 18-Mar-2026 09:45:16 348645
wst04-VHDL20_DWEI_181800-2603181800-omedes--0.pdf 18-Mar-2026 19:45:11 346940
wst04-VHDL20_DWEI_190200-2603190200-omedes--0.pdf 19-Mar-2026 03:45:22 347095
wst04-VHDL20_DWEI_190400-2603190400-omedes--0.pdf 19-Mar-2026 06:15:21 347039
wst04-VHDL20_DWEI_190800-2603190800-omedes--0.pdf 19-Mar-2026 09:45:16 343750
wst04-VHDL20_DWEI_191800-2603191800-omedes--0.pdf 19-Mar-2026 19:45:12 343358
wst04-VHDL20_DWHG_180200-2603180200-omedes--0.pdf 18-Mar-2026 03:45:23 354040
wst04-VHDL20_DWHG_180400-2603180400-omedes--0.pdf 18-Mar-2026 06:00:12 353250
wst04-VHDL20_DWHG_180800-2603180800-omedes--0.pdf 18-Mar-2026 09:45:26 353837
wst04-VHDL20_DWHG_181800-2603181800-omedes--0.pdf 18-Mar-2026 19:45:17 352301
wst04-VHDL20_DWHG_190200-2603190200-omedes--0.pdf 19-Mar-2026 03:45:16 353071
wst04-VHDL20_DWHG_190400-2603190400-omedes--0.pdf 19-Mar-2026 06:00:11 352909
wst04-VHDL20_DWHG_190800-2603190800-omedes--0.pdf 19-Mar-2026 09:45:22 355708
wst04-VHDL20_DWHG_191800-2603191800-omedes--0.pdf 19-Mar-2026 19:45:16 354790
wst04-VHDL20_DWHH_180200-2603180200-omedes--0.pdf 18-Mar-2026 03:45:16 335390
wst04-VHDL20_DWHH_180400-2603180400-omedes--0.pdf 18-Mar-2026 06:00:12 334737
wst04-VHDL20_DWHH_180800-2603180800-omedes--0.pdf 18-Mar-2026 09:45:22 334847
wst04-VHDL20_DWHH_181800-2603181800-omedes--0.pdf 18-Mar-2026 19:45:21 334542
wst04-VHDL20_DWHH_190200-2603190200-omedes--0.pdf 19-Mar-2026 03:45:16 335010
wst04-VHDL20_DWHH_190400-2603190400-omedes--0.pdf 19-Mar-2026 06:00:11 335027
wst04-VHDL20_DWHH_190800-2603190800-omedes--0.pdf 19-Mar-2026 09:45:22 329638
wst04-VHDL20_DWHH_191800-2603191800-omedes--0.pdf 19-Mar-2026 19:45:16 329144
wst04-VHDL20_DWLG_180200-2603180200-omedes--0.pdf 18-Mar-2026 03:45:27 336064
wst04-VHDL20_DWLG_180400-2603180400-omedes--0.pdf 18-Mar-2026 06:00:42 336458
wst04-VHDL20_DWLG_180800-2603180800-omedes--0.pdf 18-Mar-2026 09:45:32 334343
wst04-VHDL20_DWLG_181800-2603181800-omedes--0.pdf 18-Mar-2026 19:45:21 333611
wst04-VHDL20_DWLG_190200-2603190200-omedes--0.pdf 19-Mar-2026 03:45:22 333577
wst04-VHDL20_DWLG_190400-2603190400-omedes--0.pdf 19-Mar-2026 06:00:42 333522
wst04-VHDL20_DWLG_190800-2603190800-omedes--0.pdf 19-Mar-2026 09:45:32 335434
wst04-VHDL20_DWLG_191800-2603191800-omedes--0.pdf 19-Mar-2026 19:45:22 334525
wst04-VHDL20_DWLH_180200-2603180200-omedes--0.pdf 18-Mar-2026 03:45:27 339626
wst04-VHDL20_DWLH_180400-2603180400-omedes--0.pdf 18-Mar-2026 06:00:42 339259
wst04-VHDL20_DWLH_180800-2603180800-omedes--0.pdf 18-Mar-2026 09:45:32 339407
wst04-VHDL20_DWLH_181800-2603181800-omedes--0.pdf 18-Mar-2026 19:45:27 339074
wst04-VHDL20_DWLH_190200-2603190200-omedes--0.pdf 19-Mar-2026 03:45:22 339594
wst04-VHDL20_DWLH_190400-2603190400-omedes--0.pdf 19-Mar-2026 06:00:42 339588
wst04-VHDL20_DWLH_190800-2603190800-omedes--0.pdf 19-Mar-2026 09:45:30 346007
wst04-VHDL20_DWLH_191800-2603191800-omedes--0.pdf 19-Mar-2026 19:45:22 345318
wst04-VHDL20_DWLI_180200-2603180200-omedes--0.pdf 18-Mar-2026 03:45:20 339700
wst04-VHDL20_DWLI_180400-2603180400-omedes--0.pdf 18-Mar-2026 06:00:42 340068
wst04-VHDL20_DWLI_180800-2603180800-omedes--0.pdf 18-Mar-2026 09:45:32 340609
wst04-VHDL20_DWLI_181800-2603181800-omedes--0.pdf 18-Mar-2026 19:45:21 339807
wst04-VHDL20_DWLI_190200-2603190200-omedes--0.pdf 19-Mar-2026 03:45:22 339849
wst04-VHDL20_DWLI_190400-2603190400-omedes--0.pdf 19-Mar-2026 06:00:42 339795
wst04-VHDL20_DWLI_190800-2603190800-omedes--0.pdf 19-Mar-2026 09:45:32 332900
wst04-VHDL20_DWLI_191800-2603191800-omedes--0.pdf 19-Mar-2026 19:45:26 331971
wst04-VHDL20_DWMG_180200-2603180200-omedes--0.pdf 18-Mar-2026 03:45:18 539431
wst04-VHDL20_DWMG_180400-2603180400-omedes--0.pdf 18-Mar-2026 06:15:21 539338
wst04-VHDL20_DWMG_180800-2603180800-omedes--0.pdf 18-Mar-2026 09:45:22 532415
wst04-VHDL20_DWMG_181800-2603181800-omedes--0.pdf 18-Mar-2026 19:45:17 531931
wst04-VHDL20_DWMG_190200-2603190200-omedes--0.pdf 19-Mar-2026 03:45:11 532052
wst04-VHDL20_DWMG_190400-2603190400-omedes--0.pdf 19-Mar-2026 06:15:21 532378
wst04-VHDL20_DWMG_190800-2603190800-omedes--0.pdf 19-Mar-2026 09:45:26 541962
wst04-VHDL20_DWMG_191800-2603191800-omedes--0.pdf 19-Mar-2026 19:45:22 541390
wst04-VHDL20_DWMG_191800_COR-2603191800-omedes-..> 19-Mar-2026 20:07:37 541390
wst04-VHDL20_DWMO_180200-2603180200-omedes--0.pdf 18-Mar-2026 03:45:18 448406
wst04-VHDL20_DWMO_180400-2603180400-omedes--0.pdf 18-Mar-2026 06:15:17 448844
wst04-VHDL20_DWMO_180800-2603180800-omedes--0.pdf 18-Mar-2026 09:45:22 444746
wst04-VHDL20_DWMO_181800-2603181800-omedes--0.pdf 18-Mar-2026 19:45:17 443607
wst04-VHDL20_DWMO_190200-2603190200-omedes--0.pdf 19-Mar-2026 03:45:11 444504
wst04-VHDL20_DWMO_190400-2603190400-omedes--0.pdf 19-Mar-2026 06:15:17 444010
wst04-VHDL20_DWMO_190800-2603190800-omedes--0.pdf 19-Mar-2026 09:45:22 452905
wst04-VHDL20_DWMO_191800-2603191800-omedes--0.pdf 19-Mar-2026 19:45:18 452601
wst04-VHDL20_DWMO_191800_COR-2603191800-omedes-..> 19-Mar-2026 20:08:07 452872
wst04-VHDL20_DWMP_180200-2603180200-omedes--0.pdf 18-Mar-2026 03:45:18 532404
wst04-VHDL20_DWMP_180400-2603180400-omedes--0.pdf 18-Mar-2026 06:15:17 533410
wst04-VHDL20_DWMP_180800-2603180800-omedes--0.pdf 18-Mar-2026 09:45:22 526642
wst04-VHDL20_DWMP_181800-2603181800-omedes--0.pdf 18-Mar-2026 19:45:17 526086
wst04-VHDL20_DWMP_190200-2603190200-omedes--0.pdf 19-Mar-2026 03:45:11 525108
wst04-VHDL20_DWMP_190400-2603190400-omedes--0.pdf 19-Mar-2026 06:15:17 526125
wst04-VHDL20_DWMP_190800-2603190800-omedes--0.pdf 19-Mar-2026 09:45:26 532369
wst04-VHDL20_DWMP_191800-2603191800-omedes--0.pdf 19-Mar-2026 19:45:18 532670
wst04-VHDL20_DWMP_191800_COR-2603191800-omedes-..> 19-Mar-2026 20:07:57 532671
wst04-VHDL20_DWPG_180200-2603180200-omedes--0.pdf 18-Mar-2026 03:45:20 353978
wst04-VHDL20_DWPG_180400-2603180400-omedes--0.pdf 18-Mar-2026 06:00:32 353728
wst04-VHDL20_DWPG_180800-2603180800-omedes--0.pdf 18-Mar-2026 09:45:32 390771
wst04-VHDL20_DWPG_181800-2603181800-omedes--0.pdf 18-Mar-2026 19:45:21 346258
wst04-VHDL20_DWPG_190200-2603190200-omedes--0.pdf 19-Mar-2026 03:45:26 346812
wst04-VHDL20_DWPG_190400-2603190400-omedes--0.pdf 19-Mar-2026 06:00:32 346828
wst04-VHDL20_DWPG_190800-2603190800-omedes--0.pdf 19-Mar-2026 09:45:32 392570
wst04-VHDL20_DWPG_191800-2603191800-omedes--0.pdf 19-Mar-2026 19:45:26 347689
wst04-VHDL20_DWPH_180200-2603180200-omedes--0.pdf 18-Mar-2026 03:45:20 248186
wst04-VHDL20_DWPH_180400-2603180400-omedes--0.pdf 18-Mar-2026 06:00:32 248573
wst04-VHDL20_DWPH_180800-2603180800-omedes--0.pdf 18-Mar-2026 09:45:26 288557
wst04-VHDL20_DWPH_181800-2603181800-omedes--0.pdf 18-Mar-2026 19:45:21 288447
wst04-VHDL20_DWPH_190200-2603190200-omedes--0.pdf 19-Mar-2026 03:45:22 244202
wst04-VHDL20_DWPH_190400-2603190400-omedes--0.pdf 19-Mar-2026 06:00:32 244236
wst04-VHDL20_DWPH_190800-2603190800-omedes--0.pdf 19-Mar-2026 09:45:26 291803
wst04-VHDL20_DWPH_191800-2603191800-omedes--0.pdf 19-Mar-2026 19:45:22 291602
wst04-VHDL20_DWSG_180200-2603180200-omedes--0.pdf 18-Mar-2026 03:45:12 346780
wst04-VHDL20_DWSG_180400-2603180400-omedes--0.pdf 18-Mar-2026 06:15:13 347350
wst04-VHDL20_DWSG_180800-2603180800-omedes--0.pdf 18-Mar-2026 09:45:12 347896
wst04-VHDL20_DWSG_181300-2603181300-omedes--0.pdf 18-Mar-2026 14:45:16 347823
wst04-VHDL20_DWSG_181800-2603181800-omedes--0.pdf 18-Mar-2026 19:45:11 347830
wst04-VHDL20_DWSG_190200-2603190200-omedes--0.pdf 19-Mar-2026 03:45:16 346788
wst04-VHDL20_DWSG_190400-2603190400-omedes--0.pdf 19-Mar-2026 06:15:11 346898
wst04-VHDL20_DWSG_190800-2603190800-omedes--0.pdf 19-Mar-2026 09:45:10 341193
wst04-VHDL20_DWSG_191300-2603191300-omedes--0.pdf 19-Mar-2026 14:45:25 339913
wst04-VHDL20_DWSG_191800-2603191800-omedes--0.pdf 19-Mar-2026 19:45:12 339688