Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_290600 29-Oct-2026 15:13:42 5491
FPDL13_DWMZ_300600 30-Oct-2026 11:48:39 22209
FPDL13_DWMZ_310600 31-Oct-2026 11:13:08 23651
SXDL31_DWAV_291800 29-Oct-2026 17:02:54 3692
SXDL31_DWAV_300800 30-Oct-2026 08:41:31 10825
SXDL31_DWAV_301800 30-Oct-2026 16:41:40 6185
SXDL31_DWAV_310800 31-Oct-2026 08:49:32 10994
SXDL31_DWAV_LATEST 31-Oct-2026 08:49:32 10994
SXDL33_DWAV_300000 30-Oct-2026 11:21:45 3381
SXDL33_DWAV_310000 31-Oct-2026 08:18:43 7908
SXDL33_DWAV_LATEST 31-Oct-2026 08:18:43 7908
ber01-FWDL39_DWMS_301200-2610301200-dsw--0-ia5 30-Oct-2026 12:41:17 2284
ber01-FWDL39_DWMS_311200-2610311200-dsw--0-ia5 31-Oct-2026 12:43:03 1522
ber01-VHDL13_DWEG_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:36 2800
ber01-VHDL13_DWEG_300800_COR-2610300800-dsw--0-ia5 30-Oct-2026 15:34:04 2943
ber01-VHDL13_DWEG_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:24 2951
ber01-VHDL13_DWEH_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:14 2721
ber01-VHDL13_DWEH_300800_COR-2610300800-dsw--0-ia5 30-Oct-2026 15:34:04 3084
ber01-VHDL13_DWEH_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:24 3241
ber01-VHDL13_DWEI_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:14 2485
ber01-VHDL13_DWEI_300800_COR-2610300800-dsw--0-ia5 30-Oct-2026 15:34:04 2729
ber01-VHDL13_DWEI_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:24 2635
ber01-VHDL13_DWHG_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:09 3283
ber01-VHDL13_DWHG_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:10 3315
ber01-VHDL13_DWHH_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:09 3031
ber01-VHDL13_DWHH_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:10 3044
ber01-VHDL13_DWLG_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:09 2393
ber01-VHDL13_DWLG_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:03 2656
ber01-VHDL13_DWLH_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:09 2404
ber01-VHDL13_DWLH_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:03 2564
ber01-VHDL13_DWLI_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:09 2220
ber01-VHDL13_DWLI_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:03 2591
ber01-VHDL13_DWMO_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:09 2943
ber01-VHDL13_DWMO_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:10 2874
ber01-VHDL13_DWMP_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:09 3474
ber01-VHDL13_DWMP_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:10 3612
ber01-VHDL13_DWOG_291700-2610291700-dsw--0-ia5 29-Oct-2026 19:00:07 2966
ber01-VHDL13_DWOG_300300-2610300300-dsw--0-ia5 30-Oct-2026 04:00:08 3459
ber01-VHDL13_DWOG_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:09 3527
ber01-VHDL13_DWOG_301700-2610301700-dsw--0-ia5 30-Oct-2026 19:00:07 3049
ber01-VHDL13_DWOG_310300-2610310300-dsw--0-ia5 31-Oct-2026 04:00:08 3752
ber01-VHDL13_DWOG_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:10 3409
ber01-VHDL13_DWON_291331-2610291331-dsw--0-ia5 29-Oct-2026 13:31:23 3271
ber01-VHDL13_DWON_291849-2610291849-dsw--0-ia5 29-Oct-2026 18:49:33 2894
ber01-VHDL13_DWON_291935-2610291935-dsw--0-ia5 29-Oct-2026 19:35:30 3176
ber01-VHDL13_DWON_292215-2610292215-dsw--0-ia5 29-Oct-2026 22:16:06 3233
ber01-VHDL13_DWON_300007-2610300007-dsw--0-ia5 30-Oct-2026 00:07:39 3546
ber01-VHDL13_DWON_300352-2610300352-dsw--0-ia5 30-Oct-2026 03:52:54 3596
ber01-VHDL13_DWON_300625-2610300625-dsw--0-ia5 30-Oct-2026 06:25:38 3440
ber01-VHDL13_DWON_300718-2610300718-dsw--0-ia5 30-Oct-2026 07:18:18 3331
ber01-VHDL13_DWON_300855-2610300855-dsw--0-ia5 30-Oct-2026 08:56:05 3331
ber01-VHDL13_DWON_301550-2610301550-dsw--0-ia5 30-Oct-2026 15:50:21 2693
ber01-VHDL13_DWON_301737-2610301737-dsw--0-ia5 30-Oct-2026 17:37:43 2690
ber01-VHDL13_DWON_301911-2610301911-dsw--0-ia5 30-Oct-2026 19:12:19 2709
ber01-VHDL13_DWON_302212-2610302212-dsw--0-ia5 30-Oct-2026 22:12:39 2729
ber01-VHDL13_DWON_310003-2610310003-dsw--0-ia5 31-Oct-2026 00:04:11 3191
ber01-VHDL13_DWON_310119-2610310119-dsw--0-ia5 31-Oct-2026 01:20:07 3306
ber01-VHDL13_DWON_310350-2610310350-dsw--0-ia5 31-Oct-2026 03:50:52 3288
ber01-VHDL13_DWON_310628-2610310628-dsw--0-ia5 31-Oct-2026 06:28:24 3504
ber01-VHDL13_DWON_310715-2610310715-dsw--0-ia5 31-Oct-2026 07:16:09 3504
ber01-VHDL13_DWON_310906-2610310906-dsw--0-ia5 31-Oct-2026 09:06:10 3166
ber01-VHDL13_DWPG_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:09 2218
ber01-VHDL13_DWPG_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:03 2410
ber01-VHDL13_DWPH_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:09 2304
ber01-VHDL13_DWPH_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:03 2433
ber01-VHDL13_DWSG_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:05 3466
ber01-VHDL13_DWSG_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:03 3488
ber01-VHDL17_DWOG_301200-2610301200-dsw--0-ia5 30-Oct-2026 12:28:29 2571
ber01-VHDL17_DWOG_311200-2610311200-dsw--0-ia5 31-Oct-2026 11:53:19 2473
swis2-VHDL20_DWEG_291800-2610291800-dsw--0-ia5 29-Oct-2026 19:30:15 1014
swis2-VHDL20_DWEG_300200-2610300200-dsw--0-ia5 30-Oct-2026 03:30:03 1053
swis2-VHDL20_DWEG_300400-2610300400-dsw--0-ia5 30-Oct-2026 06:00:58 1050
swis2-VHDL20_DWEG_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:05 1391
swis2-VHDL20_DWEG_300800_COR-2610300800-dsw--0-ia5 30-Oct-2026 15:34:04 1419
swis2-VHDL20_DWEG_301800-2610301800-dsw--0-ia5 30-Oct-2026 19:30:08 1246
swis2-VHDL20_DWEG_310200-2610310200-dsw--0-ia5 31-Oct-2026 03:30:09 1337
swis2-VHDL20_DWEG_310400-2610310400-dsw--0-ia5 31-Oct-2026 06:01:17 1393
swis2-VHDL20_DWEG_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:10 1687
swis2-VHDL20_DWEH_291800-2610291800-dsw--0-ia5 29-Oct-2026 19:30:15 944
swis2-VHDL20_DWEH_300200-2610300200-dsw--0-ia5 30-Oct-2026 03:30:03 1078
swis2-VHDL20_DWEH_300400-2610300400-dsw--0-ia5 30-Oct-2026 06:00:58 1002
swis2-VHDL20_DWEH_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:05 1248
swis2-VHDL20_DWEH_300800_COR-2610300800-dsw--0-ia5 30-Oct-2026 15:33:52 1409
swis2-VHDL20_DWEH_301800-2610301800-dsw--0-ia5 30-Oct-2026 19:30:08 1277
swis2-VHDL20_DWEH_310200-2610310200-dsw--0-ia5 31-Oct-2026 03:30:09 1092
swis2-VHDL20_DWEH_310400-2610310400-dsw--0-ia5 31-Oct-2026 06:01:17 1412
swis2-VHDL20_DWEH_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:10 1898
swis2-VHDL20_DWEI_291800-2610291800-dsw--0-ia5 29-Oct-2026 19:30:15 1043
swis2-VHDL20_DWEI_300200-2610300200-dsw--0-ia5 30-Oct-2026 03:30:03 1100
swis2-VHDL20_DWEI_300400-2610300400-dsw--0-ia5 30-Oct-2026 06:00:58 1115
swis2-VHDL20_DWEI_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:05 1377
swis2-VHDL20_DWEI_300800_COR-2610300800-dsw--0-ia5 30-Oct-2026 15:34:04 1387
swis2-VHDL20_DWEI_301800-2610301800-dsw--0-ia5 30-Oct-2026 19:30:08 1275
swis2-VHDL20_DWEI_310200-2610310200-dsw--0-ia5 31-Oct-2026 03:30:09 1361
swis2-VHDL20_DWEI_310400-2610310400-dsw--0-ia5 31-Oct-2026 06:01:17 1392
swis2-VHDL20_DWEI_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:10 1673
swis2-VHDL20_DWHG_291800-2610291800-dsw--0-ia5 29-Oct-2026 19:45:18 1390
swis2-VHDL20_DWHG_300400-2610300400-dsw--0-ia5 30-Oct-2026 06:00:14 1307
swis2-VHDL20_DWHG_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:09 1657
swis2-VHDL20_DWHG_301800-2610301800-dsw--0-ia5 30-Oct-2026 19:45:09 1410
swis2-VHDL20_DWHG_310400-2610310400-dsw--0-ia5 31-Oct-2026 06:00:13 1195
swis2-VHDL20_DWHG_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:10 1523
swis2-VHDL20_DWHH_291800-2610291800-dsw--0-ia5 29-Oct-2026 19:45:18 1454
swis2-VHDL20_DWHH_300200-2610300200-dsw--0-ia5 30-Oct-2026 03:45:06 1319
swis2-VHDL20_DWHH_300400-2610300400-dsw--0-ia5 30-Oct-2026 06:00:14 1319
swis2-VHDL20_DWHH_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:09 1556
swis2-VHDL20_DWHH_301800-2610301800-dsw--0-ia5 30-Oct-2026 19:45:09 1338
swis2-VHDL20_DWHH_310200-2610310200-dsw--0-ia5 31-Oct-2026 03:45:16 1199
swis2-VHDL20_DWHH_310400-2610310400-dsw--0-ia5 31-Oct-2026 06:00:13 1199
swis2-VHDL20_DWHH_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:10 1466
swis2-VHDL20_DWLG_291800-2610291800-dsw--0-ia5 29-Oct-2026 19:31:05 1027
swis2-VHDL20_DWLG_300200-2610300200-dsw--0-ia5 30-Oct-2026 03:30:36 897
swis2-VHDL20_DWLG_300400-2610300400-dsw--0-ia5 30-Oct-2026 06:00:14 923
swis2-VHDL20_DWLG_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:36 1304
swis2-VHDL20_DWLG_301800-2610301800-dsw--0-ia5 30-Oct-2026 19:31:10 1312
swis2-VHDL20_DWLG_310200-2610310200-dsw--0-ia5 31-Oct-2026 03:30:23 1091
swis2-VHDL20_DWLG_310400-2610310400-dsw--0-ia5 31-Oct-2026 06:00:13 1086
swis2-VHDL20_DWLG_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:24 1396
swis2-VHDL20_DWLH_291800-2610291800-dsw--0-ia5 29-Oct-2026 19:31:05 1041
swis2-VHDL20_DWLH_300200-2610300200-dsw--0-ia5 30-Oct-2026 03:30:36 911
swis2-VHDL20_DWLH_300400-2610300400-dsw--0-ia5 30-Oct-2026 06:00:14 933
swis2-VHDL20_DWLH_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:36 1335
swis2-VHDL20_DWLH_301800-2610301800-dsw--0-ia5 30-Oct-2026 19:31:10 1321
swis2-VHDL20_DWLH_310200-2610310200-dsw--0-ia5 31-Oct-2026 03:30:23 1102
swis2-VHDL20_DWLH_310400-2610310400-dsw--0-ia5 31-Oct-2026 06:00:13 1078
swis2-VHDL20_DWLH_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:24 1393
swis2-VHDL20_DWLI_291800-2610291800-dsw--0-ia5 29-Oct-2026 19:31:05 1032
swis2-VHDL20_DWLI_300200-2610300200-dsw--0-ia5 30-Oct-2026 03:30:36 901
swis2-VHDL20_DWLI_300400-2610300400-dsw--0-ia5 30-Oct-2026 06:00:14 924
swis2-VHDL20_DWLI_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:36 1304
swis2-VHDL20_DWLI_301800-2610301800-dsw--0-ia5 30-Oct-2026 19:31:10 1313
swis2-VHDL20_DWLI_310200-2610310200-dsw--0-ia5 31-Oct-2026 03:30:23 1117
swis2-VHDL20_DWLI_310400-2610310400-dsw--0-ia5 31-Oct-2026 06:00:13 1071
swis2-VHDL20_DWLI_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:24 1381
swis2-VHDL20_DWMO_291800-2610291800-dsw--0-ia5 29-Oct-2026 19:30:16 1458
swis2-VHDL20_DWMO_300200-2610300200-dsw--0-ia5 30-Oct-2026 03:30:09 1437
swis2-VHDL20_DWMO_300400-2610300400-dsw--0-ia5 30-Oct-2026 06:00:05 1444
swis2-VHDL20_DWMO_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:09 1819
swis2-VHDL20_DWMO_301800-2610301800-dsw--0-ia5 30-Oct-2026 19:30:04 1647
swis2-VHDL20_DWMO_310200-2610310200-dsw--0-ia5 31-Oct-2026 03:30:09 1615
swis2-VHDL20_DWMO_310400-2610310400-dsw--0-ia5 31-Oct-2026 06:00:05 1681
swis2-VHDL20_DWMO_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:10 1895
swis2-VHDL20_DWMP_291800-2610291800-dsw--0-ia5 29-Oct-2026 19:30:15 1438
swis2-VHDL20_DWMP_300200-2610300200-dsw--0-ia5 30-Oct-2026 03:30:09 1442
swis2-VHDL20_DWMP_300400-2610300400-dsw--0-ia5 30-Oct-2026 06:00:05 1449
swis2-VHDL20_DWMP_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:09 2226
swis2-VHDL20_DWMP_301800-2610301800-dsw--0-ia5 30-Oct-2026 19:30:04 1849
swis2-VHDL20_DWMP_310200-2610310200-dsw--0-ia5 31-Oct-2026 03:30:09 1753
swis2-VHDL20_DWMP_310400-2610310400-dsw--0-ia5 31-Oct-2026 06:00:05 1823
swis2-VHDL20_DWMP_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:10 2101
swis2-VHDL20_DWPG_291800-2610291800-dsw--0-ia5 29-Oct-2026 19:31:05 1057
swis2-VHDL20_DWPG_300200-2610300200-dsw--0-ia5 30-Oct-2026 03:30:36 926
swis2-VHDL20_DWPG_300400-2610300400-dsw--0-ia5 30-Oct-2026 06:00:14 948
swis2-VHDL20_DWPG_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:36 1354
swis2-VHDL20_DWPG_301800-2610301800-dsw--0-ia5 30-Oct-2026 19:31:10 1325
swis2-VHDL20_DWPG_310200-2610310200-dsw--0-ia5 31-Oct-2026 03:30:23 1060
swis2-VHDL20_DWPG_310400-2610310400-dsw--0-ia5 31-Oct-2026 06:00:13 1093
swis2-VHDL20_DWPG_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:24 1412
swis2-VHDL20_DWPH_291800-2610291800-dsw--0-ia5 29-Oct-2026 19:31:05 1060
swis2-VHDL20_DWPH_300200-2610300200-dsw--0-ia5 30-Oct-2026 03:30:36 930
swis2-VHDL20_DWPH_300400-2610300400-dsw--0-ia5 30-Oct-2026 06:00:14 953
swis2-VHDL20_DWPH_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:36 1199
swis2-VHDL20_DWPH_301800-2610301800-dsw--0-ia5 30-Oct-2026 19:31:10 1195
swis2-VHDL20_DWPH_310200-2610310200-dsw--0-ia5 31-Oct-2026 03:30:23 1065
swis2-VHDL20_DWPH_310400-2610310400-dsw--0-ia5 31-Oct-2026 06:00:13 1068
swis2-VHDL20_DWPH_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:24 1329
swis2-VHDL20_DWSG_291800-2610291800-dsw--0-ia5 29-Oct-2026 19:30:16 1812
swis2-VHDL20_DWSG_300200-2610300200-dsw--0-ia5 30-Oct-2026 03:30:09 1426
swis2-VHDL20_DWSG_300400-2610300400-dsw--0-ia5 30-Oct-2026 06:00:14 1442
swis2-VHDL20_DWSG_300800-2610300800-dsw--0-ia5 30-Oct-2026 09:30:05 1900
swis2-VHDL20_DWSG_301800-2610301800-dsw--0-ia5 30-Oct-2026 19:30:04 1743
swis2-VHDL20_DWSG_310200-2610310200-dsw--0-ia5 31-Oct-2026 03:30:05 1564
swis2-VHDL20_DWSG_310400-2610310400-dsw--0-ia5 31-Oct-2026 06:00:13 1549
swis2-VHDL20_DWSG_310800-2610310800-dsw--0-ia5 31-Oct-2026 09:30:03 2031
wst04-VHDL20_DWEG_291800-2610291800-omedes--0.pdf 29-Oct-2026 19:30:28 235165
wst04-VHDL20_DWEG_300200-2610300200-omedes--0.pdf 30-Oct-2026 03:30:26 235465
wst04-VHDL20_DWEG_300400-2610300400-omedes--0.pdf 30-Oct-2026 06:00:14 234710
wst04-VHDL20_DWEG_300800-2610300800-omedes--0.pdf 30-Oct-2026 09:30:36 236296
wst04-VHDL20_DWEG_300800_COR-2610300800-omedes-..> 30-Oct-2026 15:34:04 234192
wst04-VHDL20_DWEG_301800-2610301800-omedes--0.pdf 30-Oct-2026 19:30:18 234139
wst04-VHDL20_DWEG_310200-2610310200-omedes--0.pdf 31-Oct-2026 03:30:13 234879
wst04-VHDL20_DWEG_310400-2610310400-omedes--0.pdf 31-Oct-2026 06:00:13 234201
wst04-VHDL20_DWEG_310800-2610310800-omedes--0.pdf 31-Oct-2026 09:30:24 235395
wst04-VHDL20_DWEH_291800-2610291800-omedes--0.pdf 29-Oct-2026 19:30:28 231471
wst04-VHDL20_DWEH_300200-2610300200-omedes--0.pdf 30-Oct-2026 03:30:26 231365
wst04-VHDL20_DWEH_300400-2610300400-omedes--0.pdf 30-Oct-2026 06:00:14 230674
wst04-VHDL20_DWEH_300800-2610300800-omedes--0.pdf 30-Oct-2026 09:30:36 231176
wst04-VHDL20_DWEH_300800_COR-2610300800-omedes-..> 30-Oct-2026 15:34:04 231547
wst04-VHDL20_DWEH_301800-2610301800-omedes--0.pdf 30-Oct-2026 19:30:18 231286
wst04-VHDL20_DWEH_310200-2610310200-omedes--0.pdf 31-Oct-2026 03:30:19 232255
wst04-VHDL20_DWEH_310400-2610310400-omedes--0.pdf 31-Oct-2026 06:00:13 231615
wst04-VHDL20_DWEH_310800-2610310800-omedes--0.pdf 31-Oct-2026 09:30:24 232495
wst04-VHDL20_DWEI_291800-2610291800-omedes--0.pdf 29-Oct-2026 19:30:28 331885
wst04-VHDL20_DWEI_300200-2610300200-omedes--0.pdf 30-Oct-2026 03:30:26 331680
wst04-VHDL20_DWEI_300400-2610300400-omedes--0.pdf 30-Oct-2026 06:00:14 331421
wst04-VHDL20_DWEI_300800-2610300800-omedes--0.pdf 30-Oct-2026 09:30:36 332700
wst04-VHDL20_DWEI_300800_COR-2610300800-omedes-..> 30-Oct-2026 15:34:04 331506
wst04-VHDL20_DWEI_301800-2610301800-omedes--0.pdf 30-Oct-2026 19:30:27 331328
wst04-VHDL20_DWEI_310200-2610310200-omedes--0.pdf 31-Oct-2026 03:30:19 332249
wst04-VHDL20_DWEI_310400-2610310400-omedes--0.pdf 31-Oct-2026 06:00:13 332006
wst04-VHDL20_DWEI_310800-2610310800-omedes--0.pdf 31-Oct-2026 09:30:28 332842
wst04-VHDL20_DWHG_291800-2610291800-omedes--0.pdf 29-Oct-2026 19:45:20 318055
wst04-VHDL20_DWHG_300200-2610300200-omedes--0.pdf 30-Oct-2026 03:45:13 317184
wst04-VHDL20_DWHG_300400-2610300400-omedes--0.pdf 30-Oct-2026 06:00:18 316931
wst04-VHDL20_DWHG_300800-2610300800-omedes--0.pdf 30-Oct-2026 09:30:37 318827
wst04-VHDL20_DWHG_301800-2610301800-omedes--0.pdf 30-Oct-2026 19:45:14 319553
wst04-VHDL20_DWHG_310200-2610310200-omedes--0.pdf 31-Oct-2026 03:45:21 319214
wst04-VHDL20_DWHG_310400-2610310400-omedes--0.pdf 31-Oct-2026 06:00:19 319000
wst04-VHDL20_DWHG_310800-2610310800-omedes--0.pdf 31-Oct-2026 09:30:35 321295
wst04-VHDL20_DWHH_291800-2610291800-omedes--0.pdf 29-Oct-2026 19:45:20 310188
wst04-VHDL20_DWHH_300200-2610300200-omedes--0.pdf 30-Oct-2026 03:45:13 309510
wst04-VHDL20_DWHH_300400-2610300400-omedes--0.pdf 30-Oct-2026 06:00:24 217252
wst04-VHDL20_DWHH_300800-2610300800-omedes--0.pdf 30-Oct-2026 09:30:37 311004
wst04-VHDL20_DWHH_301800-2610301800-omedes--0.pdf 30-Oct-2026 19:45:14 307245
wst04-VHDL20_DWHH_310200-2610310200-omedes--0.pdf 31-Oct-2026 03:45:21 306750
wst04-VHDL20_DWHH_310400-2610310400-omedes--0.pdf 31-Oct-2026 06:00:23 213051
wst04-VHDL20_DWHH_310800-2610310800-omedes--0.pdf 31-Oct-2026 09:30:35 308627
wst04-VHDL20_DWLG_291800-2610291800-omedes--0.pdf 29-Oct-2026 19:31:34 314932
wst04-VHDL20_DWLG_300200-2610300200-omedes--0.pdf 30-Oct-2026 03:30:36 314396
wst04-VHDL20_DWLG_300400-2610300400-omedes--0.pdf 30-Oct-2026 06:00:44 314293
wst04-VHDL20_DWLG_300800-2610300800-omedes--0.pdf 30-Oct-2026 09:30:58 315760
wst04-VHDL20_DWLG_301800-2610301800-omedes--0.pdf 30-Oct-2026 19:31:37 320260
wst04-VHDL20_DWLG_310200-2610310200-omedes--0.pdf 31-Oct-2026 03:30:23 319191
wst04-VHDL20_DWLG_310400-2610310400-omedes--0.pdf 31-Oct-2026 06:00:46 319161
wst04-VHDL20_DWLG_310800-2610310800-omedes--0.pdf 31-Oct-2026 09:30:49 320533
wst04-VHDL20_DWLH_291800-2610291800-omedes--0.pdf 29-Oct-2026 19:31:34 314225
wst04-VHDL20_DWLH_300200-2610300200-omedes--0.pdf 30-Oct-2026 03:30:36 313722
wst04-VHDL20_DWLH_300400-2610300400-omedes--0.pdf 30-Oct-2026 06:00:44 313557
wst04-VHDL20_DWLH_300800-2610300800-omedes--0.pdf 30-Oct-2026 09:30:58 315009
wst04-VHDL20_DWLH_301800-2610301800-omedes--0.pdf 30-Oct-2026 19:31:37 320414
wst04-VHDL20_DWLH_310200-2610310200-omedes--0.pdf 31-Oct-2026 03:30:23 319372
wst04-VHDL20_DWLH_310400-2610310400-omedes--0.pdf 31-Oct-2026 06:00:46 319297
wst04-VHDL20_DWLH_310800-2610310800-omedes--0.pdf 31-Oct-2026 09:30:43 320682
wst04-VHDL20_DWLI_291800-2610291800-omedes--0.pdf 29-Oct-2026 19:31:36 316168
wst04-VHDL20_DWLI_300200-2610300200-omedes--0.pdf 30-Oct-2026 03:30:36 315647
wst04-VHDL20_DWLI_300400-2610300400-omedes--0.pdf 30-Oct-2026 06:00:44 315492
wst04-VHDL20_DWLI_300800-2610300800-omedes--0.pdf 30-Oct-2026 09:30:58 361487
wst04-VHDL20_DWLI_301800-2610301800-omedes--0.pdf 30-Oct-2026 19:31:37 318762
wst04-VHDL20_DWLI_310200-2610310200-omedes--0.pdf 31-Oct-2026 03:30:23 317785
wst04-VHDL20_DWLI_310400-2610310400-omedes--0.pdf 31-Oct-2026 06:00:46 317628
wst04-VHDL20_DWLI_310800-2610310800-omedes--0.pdf 31-Oct-2026 09:30:43 363577
wst04-VHDL20_DWMO_291800-2610291800-omedes--0.pdf 29-Oct-2026 19:30:28 441829
wst04-VHDL20_DWMO_300200-2610300200-omedes--0.pdf 30-Oct-2026 03:30:18 441314
wst04-VHDL20_DWMO_300400-2610300400-omedes--0.pdf 30-Oct-2026 06:00:18 442409
wst04-VHDL20_DWMO_300800-2610300800-omedes--0.pdf 30-Oct-2026 09:30:36 442706
wst04-VHDL20_DWMO_301800-2610301800-omedes--0.pdf 30-Oct-2026 19:30:16 437467
wst04-VHDL20_DWMO_310200-2610310200-omedes--0.pdf 31-Oct-2026 03:30:13 436949
wst04-VHDL20_DWMO_310400-2610310400-omedes--0.pdf 31-Oct-2026 06:00:19 438288
wst04-VHDL20_DWMO_310800-2610310800-omedes--0.pdf 31-Oct-2026 09:30:14 437257
wst04-VHDL20_DWMP_291800-2610291800-omedes--0.pdf 29-Oct-2026 19:30:37 528500
wst04-VHDL20_DWMP_300200-2610300200-omedes--0.pdf 30-Oct-2026 03:30:18 527224
wst04-VHDL20_DWMP_300400-2610300400-omedes--0.pdf 30-Oct-2026 06:00:18 528020
wst04-VHDL20_DWMP_300800-2610300800-omedes--0.pdf 30-Oct-2026 09:30:36 530711
wst04-VHDL20_DWMP_301800-2610301800-omedes--0.pdf 30-Oct-2026 19:30:18 524745
wst04-VHDL20_DWMP_310200-2610310200-omedes--0.pdf 31-Oct-2026 03:30:19 523572
wst04-VHDL20_DWMP_310400-2610310400-omedes--0.pdf 31-Oct-2026 06:00:19 524381
wst04-VHDL20_DWMP_310800-2610310800-omedes--0.pdf 31-Oct-2026 09:30:18 524977
wst04-VHDL20_DWPG_291800-2610291800-omedes--0.pdf 29-Oct-2026 19:31:34 324004
wst04-VHDL20_DWPG_300200-2610300200-omedes--0.pdf 30-Oct-2026 03:30:36 232873
wst04-VHDL20_DWPG_300400-2610300400-omedes--0.pdf 30-Oct-2026 06:00:34 323356
wst04-VHDL20_DWPG_300800-2610300800-omedes--0.pdf 30-Oct-2026 09:30:58 369321
wst04-VHDL20_DWPG_301800-2610301800-omedes--0.pdf 30-Oct-2026 19:31:37 325334
wst04-VHDL20_DWPG_310200-2610310200-omedes--0.pdf 31-Oct-2026 03:30:27 232621
wst04-VHDL20_DWPG_310400-2610310400-omedes--0.pdf 31-Oct-2026 06:00:44 324258
wst04-VHDL20_DWPG_310800-2610310800-omedes--0.pdf 31-Oct-2026 09:30:43 370132
wst04-VHDL20_DWPH_291800-2610291800-omedes--0.pdf 29-Oct-2026 19:31:34 228833
wst04-VHDL20_DWPH_300200-2610300200-omedes--0.pdf 30-Oct-2026 03:30:36 228286
wst04-VHDL20_DWPH_300400-2610300400-omedes--0.pdf 30-Oct-2026 06:00:34 228173
wst04-VHDL20_DWPH_300800-2610300800-omedes--0.pdf 30-Oct-2026 09:30:58 228553
wst04-VHDL20_DWPH_301800-2610301800-omedes--0.pdf 30-Oct-2026 19:31:37 231320
wst04-VHDL20_DWPH_310200-2610310200-omedes--0.pdf 31-Oct-2026 03:30:23 231208
wst04-VHDL20_DWPH_310400-2610310400-omedes--0.pdf 31-Oct-2026 06:00:44 230968
wst04-VHDL20_DWPH_310800-2610310800-omedes--0.pdf 31-Oct-2026 09:30:43 231377
wst04-VHDL20_DWSG_291800-2610291800-omedes--0.pdf 29-Oct-2026 19:30:16 324982
wst04-VHDL20_DWSG_300200-2610300200-omedes--0.pdf 30-Oct-2026 03:30:26 322685
wst04-VHDL20_DWSG_300400-2610300400-omedes--0.pdf 30-Oct-2026 06:00:14 323215
wst04-VHDL20_DWSG_300800-2610300800-omedes--0.pdf 30-Oct-2026 09:30:36 323593
wst04-VHDL20_DWSG_301800-2610301800-omedes--0.pdf 30-Oct-2026 19:30:27 329739
wst04-VHDL20_DWSG_310200-2610310200-omedes--0.pdf 31-Oct-2026 03:30:13 328689
wst04-VHDL20_DWSG_310400-2610310400-omedes--0.pdf 31-Oct-2026 06:00:19 328693
wst04-VHDL20_DWSG_310800-2610310800-omedes--0.pdf 31-Oct-2026 09:30:14 328919