Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_290600 29-Mar-2026 13:50:44 4837
FPDL13_DWMZ_300600 30-Mar-2026 12:49:45 3548
SXDL31_DWAV_290800 29-Mar-2026 08:48:58 14380
SXDL31_DWAV_291800 29-Mar-2026 17:13:29 8971
SXDL31_DWAV_300800 30-Mar-2026 07:07:23 9686
SXDL31_DWAV_301800 30-Mar-2026 16:25:00 5691
SXDL31_DWAV_LATEST 30-Mar-2026 16:25:00 5691
SXDL33_DWAV_300000 30-Mar-2026 11:00:34 11693
SXDL33_DWAV_LATEST 30-Mar-2026 11:00:34 11693
ber01-FWDL39_DWMS_291230-2603291230-dsw--0-ia5 29-Mar-2026 11:36:17 1426
ber01-FWDL39_DWMS_301230-2603301230-dsw--0-ia5 30-Mar-2026 11:04:27 1180
ber01-VHDL13_DWEH_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:28:11 3224
ber01-VHDL13_DWEH_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:28:16 3424
ber01-VHDL13_DWEH_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:28:11 3175
ber01-VHDL13_DWEH_300400-2603300400-dsw--0-ia5 30-Mar-2026 04:58:12 3370
ber01-VHDL13_DWEH_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:28:17 3619
ber01-VHDL13_DWEH_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:28:17 2518
ber01-VHDL13_DWEH_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:28:11 2858
ber01-VHDL13_DWEH_310400-2603310400-dsw--0-ia5 31-Mar-2026 04:58:12 2864
ber01-VHDL13_DWHG_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:30:10 3838
ber01-VHDL13_DWHG_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:30:07 3598
ber01-VHDL13_DWHG_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:30:09 3357
ber01-VHDL13_DWHG_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:16 3357
ber01-VHDL13_DWHG_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:30:09 3354
ber01-VHDL13_DWHG_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:30:07 3074
ber01-VHDL13_DWHG_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:30:06 3053
ber01-VHDL13_DWHG_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:16 3063
ber01-VHDL13_DWHH_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:30:10 3512
ber01-VHDL13_DWHH_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:30:07 2997
ber01-VHDL13_DWHH_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:30:09 2792
ber01-VHDL13_DWHH_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:16 2792
ber01-VHDL13_DWHH_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:30:09 2744
ber01-VHDL13_DWHH_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:30:07 2487
ber01-VHDL13_DWHH_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:30:06 2788
ber01-VHDL13_DWHH_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:16 2768
ber01-VHDL13_DWLG_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:30:10 3274
ber01-VHDL13_DWLG_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:30:01 2948
ber01-VHDL13_DWLG_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:30:09 3055
ber01-VHDL13_DWLG_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:06 3138
ber01-VHDL13_DWLG_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:30:02 3480
ber01-VHDL13_DWLG_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:30:07 2819
ber01-VHDL13_DWLG_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:30:06 2754
ber01-VHDL13_DWLG_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:02 2896
ber01-VHDL13_DWLH_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:30:10 3068
ber01-VHDL13_DWLH_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:30:01 2933
ber01-VHDL13_DWLH_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:30:09 2903
ber01-VHDL13_DWLH_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:06 2921
ber01-VHDL13_DWLH_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:30:02 3136
ber01-VHDL13_DWLH_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:30:07 2532
ber01-VHDL13_DWLH_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:30:06 2657
ber01-VHDL13_DWLH_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:02 2554
ber01-VHDL13_DWLI_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:30:10 2955
ber01-VHDL13_DWLI_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:30:01 2850
ber01-VHDL13_DWLI_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:30:09 2879
ber01-VHDL13_DWLI_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:06 2874
ber01-VHDL13_DWLI_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:30:02 3142
ber01-VHDL13_DWLI_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:30:07 2670
ber01-VHDL13_DWLI_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:30:06 2553
ber01-VHDL13_DWLI_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:02 2475
ber01-VHDL13_DWMG_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:30:10 3767
ber01-VHDL13_DWMG_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:30:05 3915
ber01-VHDL13_DWMG_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:30:05 3911
ber01-VHDL13_DWMG_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:02 3741
ber01-VHDL13_DWMG_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:30:09 3937
ber01-VHDL13_DWMG_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:30:01 3195
ber01-VHDL13_DWMG_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:30:01 3173
ber01-VHDL13_DWMG_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:02 3132
ber01-VHDL13_DWMO_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:30:10 3548
ber01-VHDL13_DWMO_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:30:05 3507
ber01-VHDL13_DWMO_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:30:05 3637
ber01-VHDL13_DWMO_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:02 3457
ber01-VHDL13_DWMO_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:30:09 3463
ber01-VHDL13_DWMO_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:30:01 2745
ber01-VHDL13_DWMO_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:30:01 2612
ber01-VHDL13_DWMO_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:02 2745
ber01-VHDL13_DWMP_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:30:10 3728
ber01-VHDL13_DWMP_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:30:05 3832
ber01-VHDL13_DWMP_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:30:05 4065
ber01-VHDL13_DWMP_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:02 3925
ber01-VHDL13_DWMP_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:30:09 4099
ber01-VHDL13_DWMP_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:30:01 3701
ber01-VHDL13_DWMP_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:30:01 3409
ber01-VHDL13_DWMP_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:02 3263
ber01-VHDL13_DWOG_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:30:10 5155
ber01-VHDL13_DWOG_291700-2603291700-dsw--0-ia5 29-Mar-2026 18:00:02 4789
ber01-VHDL13_DWOG_300300-2603300300-dsw--0-ia5 30-Mar-2026 03:00:06 5506
ber01-VHDL13_DWOG_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:30:02 5207
ber01-VHDL13_DWOG_301700-2603301700-dsw--0-ia5 30-Mar-2026 18:00:06 4289
ber01-VHDL13_DWOG_310300-2603310300-dsw--0-ia5 31-Mar-2026 03:00:01 4527
ber01-VHDL13_DWOH_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:28:17 3222
ber01-VHDL13_DWOH_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:28:16 3403
ber01-VHDL13_DWOH_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:28:11 3169
ber01-VHDL13_DWOH_300400-2603300400-dsw--0-ia5 30-Mar-2026 04:58:16 3376
ber01-VHDL13_DWOH_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:28:17 3472
ber01-VHDL13_DWOH_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:28:17 2397
ber01-VHDL13_DWOH_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:28:15 2800
ber01-VHDL13_DWOH_310400-2603310400-dsw--0-ia5 31-Mar-2026 04:58:12 2862
ber01-VHDL13_DWOI_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:28:17 3230
ber01-VHDL13_DWOI_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:28:12 3409
ber01-VHDL13_DWOI_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:28:17 3182
ber01-VHDL13_DWOI_300400-2603300400-dsw--0-ia5 30-Mar-2026 04:58:16 3351
ber01-VHDL13_DWOI_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:28:17 3492
ber01-VHDL13_DWOI_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:28:17 2456
ber01-VHDL13_DWOI_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:28:11 2743
ber01-VHDL13_DWOI_310400-2603310400-dsw--0-ia5 31-Mar-2026 04:58:16 2880
ber01-VHDL13_DWON_290827-2603290827-dsw--0-ia5 29-Mar-2026 08:27:57 3748
ber01-VHDL13_DWON_290840-2603290840-dsw--0-ia5 29-Mar-2026 08:40:37 3748
ber01-VHDL13_DWON_291439-2603291439-dsw--0-ia5 29-Mar-2026 14:39:36 3179
ber01-VHDL13_DWON_291717-2603291717-dsw--0-ia5 29-Mar-2026 17:17:46 3157
ber01-VHDL13_DWON_291725-2603291725-dsw--0-ia5 29-Mar-2026 17:25:57 3157
ber01-VHDL13_DWON_291736-2603291736-dsw--0-ia5 29-Mar-2026 17:36:57 3157
ber01-VHDL13_DWON_291915-2603291915-dsw--0-ia5 29-Mar-2026 19:15:07 3805
ber01-VHDL13_DWON_292131-2603292131-dsw--0-ia5 29-Mar-2026 21:31:33 3803
ber01-VHDL13_DWON_300006-2603300006-dsw--0-ia5 30-Mar-2026 00:06:17 4191
ber01-VHDL13_DWON_300141-2603300141-dsw--0-ia5 30-Mar-2026 01:41:37 4000
ber01-VHDL13_DWON_300142-2603300142-dsw--0-ia5 30-Mar-2026 01:42:36 4000
ber01-VHDL13_DWON_300245-2603300245-dsw--0-ia5 30-Mar-2026 02:45:41 4000
ber01-VHDL13_DWON_300527-2603300527-dsw--0-ia5 30-Mar-2026 05:27:11 3749
ber01-VHDL13_DWON_300608-2603300608-dsw--0-ia5 30-Mar-2026 06:08:11 3794
ber01-VHDL13_DWON_300901-2603300901-dsw--0-ia5 30-Mar-2026 09:01:37 3794
ber01-VHDL13_DWON_301434-2603301434-dsw--0-ia5 30-Mar-2026 14:35:04 3020
ber01-VHDL13_DWON_301652-2603301652-dsw--0-ia5 30-Mar-2026 16:52:51 3041
ber01-VHDL13_DWON_301658-2603301658-dsw--0-ia5 30-Mar-2026 16:58:58 3041
ber01-VHDL13_DWON_301856-2603301856-dsw--0-ia5 30-Mar-2026 18:56:57 3175
ber01-VHDL13_DWON_302048-2603302048-dsw--0-ia5 30-Mar-2026 20:48:49 3175
ber01-VHDL13_DWON_310005-2603310005-dsw--0-ia5 31-Mar-2026 00:05:51 3687
ber01-VHDL13_DWON_310137-2603310137-dsw--0-ia5 31-Mar-2026 01:37:52 3663
ber01-VHDL13_DWON_310248-2603310248-dsw--0-ia5 31-Mar-2026 02:48:21 3647
ber01-VHDL13_DWON_310524-2603310524-dsw--0-ia5 31-Mar-2026 05:24:13 3968
ber01-VHDL13_DWON_310617-2603310617-dsw--0-ia5 31-Mar-2026 06:17:22 4136
ber01-VHDL13_DWPG_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:30:10 2670
ber01-VHDL13_DWPG_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:30:01 2466
ber01-VHDL13_DWPG_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:30:09 2198
ber01-VHDL13_DWPG_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:06 2166
ber01-VHDL13_DWPG_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:30:02 2350
ber01-VHDL13_DWPG_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:30:07 2230
ber01-VHDL13_DWPG_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:30:06 2397
ber01-VHDL13_DWPG_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:02 2473
ber01-VHDL13_DWPH_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:30:10 2533
ber01-VHDL13_DWPH_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:30:01 2458
ber01-VHDL13_DWPH_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:30:09 2411
ber01-VHDL13_DWPH_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:06 2478
ber01-VHDL13_DWPH_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:30:02 2550
ber01-VHDL13_DWPH_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:30:07 2588
ber01-VHDL13_DWPH_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:30:06 2700
ber01-VHDL13_DWPH_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:02 2701
ber01-VHDL13_DWSG_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:30:10 3600
ber01-VHDL13_DWSG_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:30:05 3216
ber01-VHDL13_DWSG_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:30:09 3331
ber01-VHDL13_DWSG_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:16 3748
ber01-VHDL13_DWSG_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:30:02 3709
ber01-VHDL13_DWSG_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:30:01 3040
ber01-VHDL13_DWSG_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:30:06 2799
ber01-VHDL13_DWSG_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:16 3067
ber01-VHDL17_DWOG_291200-2603291200-dsw--0-ia5 29-Mar-2026 11:54:27 2900
ber01-VHDL17_DWOG_301200-2603301200-dsw--0-ia5 30-Mar-2026 11:53:27 3220
swis2-VHDL20_DWEG_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:45:07 3932
swis2-VHDL20_DWEG_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:45:06 3843
swis2-VHDL20_DWEG_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:45:08 3569
swis2-VHDL20_DWEG_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:15:05 3756
swis2-VHDL20_DWEG_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:45:06 4080
swis2-VHDL20_DWEG_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:45:06 2783
swis2-VHDL20_DWEG_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:45:10 3141
swis2-VHDL20_DWEG_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:15:05 3285
swis2-VHDL20_DWEH_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:45:07 3956
swis2-VHDL20_DWEH_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:45:06 3898
swis2-VHDL20_DWEH_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:45:08 3620
swis2-VHDL20_DWEH_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:15:05 3762
swis2-VHDL20_DWEH_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:45:06 4252
swis2-VHDL20_DWEH_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:45:06 2933
swis2-VHDL20_DWEH_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:45:10 3244
swis2-VHDL20_DWEH_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:15:05 3297
swis2-VHDL20_DWEI_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:45:07 3987
swis2-VHDL20_DWEI_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:45:06 3881
swis2-VHDL20_DWEI_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:45:08 3599
swis2-VHDL20_DWEI_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:15:05 3762
swis2-VHDL20_DWEI_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:45:06 4147
swis2-VHDL20_DWEI_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:45:06 2867
swis2-VHDL20_DWEI_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:45:10 3099
swis2-VHDL20_DWEI_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:15:05 3332
swis2-VHDL20_DWHG_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:45:03 4506
swis2-VHDL20_DWHG_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:45:06 3781
swis2-VHDL20_DWHG_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:45:08 3543
swis2-VHDL20_DWHG_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:16 3540
swis2-VHDL20_DWHG_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:45:06 4006
swis2-VHDL20_DWHG_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:45:02 3257
swis2-VHDL20_DWHG_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:45:11 3239
swis2-VHDL20_DWHG_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:16 3246
swis2-VHDL20_DWHH_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:45:03 4054
swis2-VHDL20_DWHH_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:45:06 3183
swis2-VHDL20_DWHH_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:45:08 2978
swis2-VHDL20_DWHH_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:16 2978
swis2-VHDL20_DWHH_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:45:06 3317
swis2-VHDL20_DWHH_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:45:02 2673
swis2-VHDL20_DWHH_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:45:11 2974
swis2-VHDL20_DWHH_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:16 2954
swis2-VHDL20_DWLG_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:45:03 3938
swis2-VHDL20_DWLG_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:45:01 3361
swis2-VHDL20_DWLG_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:45:08 3468
swis2-VHDL20_DWLG_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:16 3562
swis2-VHDL20_DWLG_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:45:06 4131
swis2-VHDL20_DWLG_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:45:06 3243
swis2-VHDL20_DWLG_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:45:10 3178
swis2-VHDL20_DWLG_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:12 3319
swis2-VHDL20_DWLH_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:45:03 3723
swis2-VHDL20_DWLH_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:45:01 3333
swis2-VHDL20_DWLH_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:45:08 3303
swis2-VHDL20_DWLH_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:16 3352
swis2-VHDL20_DWLH_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:45:06 3791
swis2-VHDL20_DWLH_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:45:06 2963
swis2-VHDL20_DWLH_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:45:10 3088
swis2-VHDL20_DWLH_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:12 2977
swis2-VHDL20_DWLI_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:45:03 3626
swis2-VHDL20_DWLI_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:45:01 3272
swis2-VHDL20_DWLI_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:45:08 3301
swis2-VHDL20_DWLI_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:16 3298
swis2-VHDL20_DWLI_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:45:06 3802
swis2-VHDL20_DWLI_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:45:06 3094
swis2-VHDL20_DWLI_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:45:10 2977
swis2-VHDL20_DWLI_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:12 2910
swis2-VHDL20_DWMG_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:45:03 4564
swis2-VHDL20_DWMG_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:45:06 4419
swis2-VHDL20_DWMG_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:45:08 4450
swis2-VHDL20_DWMG_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:15:05 4230
swis2-VHDL20_DWMG_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:45:06 4693
swis2-VHDL20_DWMG_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:45:02 3841
swis2-VHDL20_DWMG_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:45:11 3656
swis2-VHDL20_DWMG_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:15:01 3618
swis2-VHDL20_DWMO_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:45:03 4348
swis2-VHDL20_DWMO_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:45:06 3972
swis2-VHDL20_DWMO_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:45:08 4104
swis2-VHDL20_DWMO_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:15:05 3946
swis2-VHDL20_DWMO_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:45:06 4240
swis2-VHDL20_DWMO_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:45:02 3234
swis2-VHDL20_DWMO_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:45:10 3067
swis2-VHDL20_DWMO_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:15:01 3197
swis2-VHDL20_DWMP_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:45:03 4439
swis2-VHDL20_DWMP_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:45:06 4254
swis2-VHDL20_DWMP_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:45:08 4513
swis2-VHDL20_DWMP_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:15:05 4417
swis2-VHDL20_DWMP_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:45:06 4864
swis2-VHDL20_DWMP_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:45:02 4175
swis2-VHDL20_DWMP_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:45:10 3895
swis2-VHDL20_DWMP_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:15:01 3751
swis2-VHDL20_DWPG_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:45:03 3184
swis2-VHDL20_DWPG_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:45:01 2980
swis2-VHDL20_DWPG_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:45:08 2529
swis2-VHDL20_DWPG_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:16 2548
swis2-VHDL20_DWPG_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:45:06 2946
swis2-VHDL20_DWPG_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:45:06 2848
swis2-VHDL20_DWPG_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:45:10 2829
swis2-VHDL20_DWPG_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:12 2855
swis2-VHDL20_DWPH_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:45:03 3047
swis2-VHDL20_DWPH_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:45:01 2972
swis2-VHDL20_DWPH_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:45:08 2741
swis2-VHDL20_DWPH_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:00:16 2862
swis2-VHDL20_DWPH_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:45:06 3167
swis2-VHDL20_DWPH_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:45:06 3206
swis2-VHDL20_DWPH_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:45:10 3131
swis2-VHDL20_DWPH_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:00:12 3085
swis2-VHDL20_DWSG_290800-2603290800-dsw--0-ia5 29-Mar-2026 08:45:03 4335
swis2-VHDL20_DWSG_291300-2603291300-dsw--0-ia5 29-Mar-2026 13:45:02 4144
swis2-VHDL20_DWSG_291800-2603291800-dsw--0-ia5 29-Mar-2026 18:45:01 3731
swis2-VHDL20_DWSG_300200-2603300200-dsw--0-ia5 30-Mar-2026 02:45:08 4108
swis2-VHDL20_DWSG_300400-2603300400-dsw--0-ia5 30-Mar-2026 05:15:05 4268
swis2-VHDL20_DWSG_300800-2603300800-dsw--0-ia5 30-Mar-2026 08:45:06 4448
swis2-VHDL20_DWSG_301300-2603301300-dsw--0-ia5 30-Mar-2026 13:45:03 4238
swis2-VHDL20_DWSG_301800-2603301800-dsw--0-ia5 30-Mar-2026 18:45:06 3562
swis2-VHDL20_DWSG_310200-2603310200-dsw--0-ia5 31-Mar-2026 02:45:10 3311
swis2-VHDL20_DWSG_310400-2603310400-dsw--0-ia5 31-Mar-2026 05:15:01 3627
wst04-VHDL20_DWEG_290800-2603290800-omedes--0.pdf 29-Mar-2026 08:45:16 244359
wst04-VHDL20_DWEG_291800-2603291800-omedes--0.pdf 29-Mar-2026 18:45:12 243331
wst04-VHDL20_DWEG_300200-2603300200-omedes--0.pdf 30-Mar-2026 02:45:12 242948
wst04-VHDL20_DWEG_300400-2603300400-omedes--0.pdf 30-Mar-2026 05:15:11 243012
wst04-VHDL20_DWEG_300800-2603300800-omedes--0.pdf 30-Mar-2026 08:45:13 244164
wst04-VHDL20_DWEG_301800-2603301800-omedes--0.pdf 30-Mar-2026 18:45:12 239803
wst04-VHDL20_DWEG_310200-2603310200-omedes--0.pdf 31-Mar-2026 02:45:11 242140
wst04-VHDL20_DWEG_310400-2603310400-omedes--0.pdf 31-Mar-2026 05:15:11 242222
wst04-VHDL20_DWEH_290800-2603290800-omedes--0.pdf 29-Mar-2026 08:45:16 245185
wst04-VHDL20_DWEH_291800-2603291800-omedes--0.pdf 29-Mar-2026 18:45:16 240304
wst04-VHDL20_DWEH_300200-2603300200-omedes--0.pdf 30-Mar-2026 02:45:12 239886
wst04-VHDL20_DWEH_300400-2603300400-omedes--0.pdf 30-Mar-2026 05:15:11 239862
wst04-VHDL20_DWEH_300800-2603300800-omedes--0.pdf 30-Mar-2026 08:45:13 240746
wst04-VHDL20_DWEH_301800-2603301800-omedes--0.pdf 30-Mar-2026 18:45:12 238432
wst04-VHDL20_DWEH_310200-2603310200-omedes--0.pdf 31-Mar-2026 02:45:11 241484
wst04-VHDL20_DWEH_310400-2603310400-omedes--0.pdf 31-Mar-2026 05:15:11 240778
wst04-VHDL20_DWEI_290800-2603290800-omedes--0.pdf 29-Mar-2026 08:45:26 346888
wst04-VHDL20_DWEI_291800-2603291800-omedes--0.pdf 29-Mar-2026 18:45:16 340154
wst04-VHDL20_DWEI_300200-2603300200-omedes--0.pdf 30-Mar-2026 02:45:16 339596
wst04-VHDL20_DWEI_300400-2603300400-omedes--0.pdf 30-Mar-2026 05:15:17 339941
wst04-VHDL20_DWEI_300800-2603300800-omedes--0.pdf 30-Mar-2026 08:45:13 340879
wst04-VHDL20_DWEI_301800-2603301800-omedes--0.pdf 30-Mar-2026 18:45:12 340260
wst04-VHDL20_DWEI_310200-2603310200-omedes--0.pdf 31-Mar-2026 02:45:16 341716
wst04-VHDL20_DWEI_310400-2603310400-omedes--0.pdf 31-Mar-2026 05:15:17 341614
wst04-VHDL20_DWHG_290800-2603290800-omedes--0.pdf 29-Mar-2026 08:45:26 345625
wst04-VHDL20_DWHG_291800-2603291800-omedes--0.pdf 29-Mar-2026 18:45:16 334991
wst04-VHDL20_DWHG_300200-2603300200-omedes--0.pdf 30-Mar-2026 02:45:21 334645
wst04-VHDL20_DWHG_300400-2603300400-omedes--0.pdf 30-Mar-2026 05:00:12 334708
wst04-VHDL20_DWHG_300800-2603300800-omedes--0.pdf 30-Mar-2026 08:45:27 336640
wst04-VHDL20_DWHG_301800-2603301800-omedes--0.pdf 30-Mar-2026 18:45:21 335327
wst04-VHDL20_DWHG_310200-2603310200-omedes--0.pdf 31-Mar-2026 02:45:16 335928
wst04-VHDL20_DWHG_310400-2603310400-omedes--0.pdf 31-Mar-2026 05:00:12 335989
wst04-VHDL20_DWHH_290800-2603290800-omedes--0.pdf 29-Mar-2026 08:45:26 329398
wst04-VHDL20_DWHH_291800-2603291800-omedes--0.pdf 29-Mar-2026 18:45:22 328555
wst04-VHDL20_DWHH_300200-2603300200-omedes--0.pdf 30-Mar-2026 02:45:21 328288
wst04-VHDL20_DWHH_300400-2603300400-omedes--0.pdf 30-Mar-2026 05:00:12 328395
wst04-VHDL20_DWHH_300800-2603300800-omedes--0.pdf 30-Mar-2026 08:45:27 329398
wst04-VHDL20_DWHH_301800-2603301800-omedes--0.pdf 30-Mar-2026 18:45:17 324745
wst04-VHDL20_DWHH_310200-2603310200-omedes--0.pdf 31-Mar-2026 02:45:16 325896
wst04-VHDL20_DWHH_310400-2603310400-omedes--0.pdf 31-Mar-2026 05:00:12 325923
wst04-VHDL20_DWLG_290800-2603290800-omedes--0.pdf 29-Mar-2026 08:45:32 329583
wst04-VHDL20_DWLG_291800-2603291800-omedes--0.pdf 29-Mar-2026 18:45:22 328901
wst04-VHDL20_DWLG_300200-2603300200-omedes--0.pdf 30-Mar-2026 02:45:32 329235
wst04-VHDL20_DWLG_300400-2603300400-omedes--0.pdf 30-Mar-2026 05:00:40 329106
wst04-VHDL20_DWLG_300800-2603300800-omedes--0.pdf 30-Mar-2026 08:45:31 329553
wst04-VHDL20_DWLG_301800-2603301800-omedes--0.pdf 30-Mar-2026 18:45:21 331451
wst04-VHDL20_DWLG_310200-2603310200-omedes--0.pdf 31-Mar-2026 02:45:29 331107
wst04-VHDL20_DWLG_310400-2603310400-omedes--0.pdf 31-Mar-2026 05:00:40 331420
wst04-VHDL20_DWLH_290800-2603290800-omedes--0.pdf 29-Mar-2026 08:45:32 336441
wst04-VHDL20_DWLH_291800-2603291800-omedes--0.pdf 29-Mar-2026 18:45:22 333069
wst04-VHDL20_DWLH_300200-2603300200-omedes--0.pdf 30-Mar-2026 02:45:32 333255
wst04-VHDL20_DWLH_300400-2603300400-omedes--0.pdf 30-Mar-2026 05:00:40 332916
wst04-VHDL20_DWLH_300800-2603300800-omedes--0.pdf 30-Mar-2026 08:45:31 333549
wst04-VHDL20_DWLH_301800-2603301800-omedes--0.pdf 30-Mar-2026 18:45:21 334399
wst04-VHDL20_DWLH_310200-2603310200-omedes--0.pdf 31-Mar-2026 02:45:24 334610
wst04-VHDL20_DWLH_310400-2603310400-omedes--0.pdf 31-Mar-2026 05:00:40 334477
wst04-VHDL20_DWLI_290800-2603290800-omedes--0.pdf 29-Mar-2026 08:45:26 332916
wst04-VHDL20_DWLI_291800-2603291800-omedes--0.pdf 29-Mar-2026 18:45:22 323919
wst04-VHDL20_DWLI_300200-2603300200-omedes--0.pdf 30-Mar-2026 02:45:21 323666
wst04-VHDL20_DWLI_300400-2603300400-omedes--0.pdf 30-Mar-2026 05:00:40 323341
wst04-VHDL20_DWLI_300800-2603300800-omedes--0.pdf 30-Mar-2026 08:45:31 324014
wst04-VHDL20_DWLI_301800-2603301800-omedes--0.pdf 30-Mar-2026 18:45:25 329026
wst04-VHDL20_DWLI_310200-2603310200-omedes--0.pdf 31-Mar-2026 02:45:29 328924
wst04-VHDL20_DWLI_310400-2603310400-omedes--0.pdf 31-Mar-2026 05:00:40 328901
wst04-VHDL20_DWMG_290800-2603290800-omedes--0.pdf 29-Mar-2026 08:45:26 539438
wst04-VHDL20_DWMG_291800-2603291800-omedes--0.pdf 29-Mar-2026 18:45:12 536208
wst04-VHDL20_DWMG_300200-2603300200-omedes--0.pdf 30-Mar-2026 02:45:16 537653
wst04-VHDL20_DWMG_300400-2603300400-omedes--0.pdf 30-Mar-2026 05:15:17 536765
wst04-VHDL20_DWMG_300800-2603300800-omedes--0.pdf 30-Mar-2026 08:45:21 538191
wst04-VHDL20_DWMG_301800-2603301800-omedes--0.pdf 30-Mar-2026 18:45:17 538972
wst04-VHDL20_DWMG_310200-2603310200-omedes--0.pdf 31-Mar-2026 02:45:24 539574
wst04-VHDL20_DWMG_310400-2603310400-omedes--0.pdf 31-Mar-2026 05:15:17 539324
wst04-VHDL20_DWMO_290800-2603290800-omedes--0.pdf 29-Mar-2026 08:45:26 437875
wst04-VHDL20_DWMO_291800-2603291800-omedes--0.pdf 29-Mar-2026 18:45:12 437319
wst04-VHDL20_DWMO_300200-2603300200-omedes--0.pdf 30-Mar-2026 02:45:12 437680
wst04-VHDL20_DWMO_300400-2603300400-omedes--0.pdf 30-Mar-2026 05:15:17 438087
wst04-VHDL20_DWMO_300800-2603300800-omedes--0.pdf 30-Mar-2026 08:45:21 438084
wst04-VHDL20_DWMO_301800-2603301800-omedes--0.pdf 30-Mar-2026 18:45:17 446464
wst04-VHDL20_DWMO_310200-2603310200-omedes--0.pdf 31-Mar-2026 02:45:18 446321
wst04-VHDL20_DWMO_310400-2603310400-omedes--0.pdf 31-Mar-2026 05:15:17 446798
wst04-VHDL20_DWMP_290800-2603290800-omedes--0.pdf 29-Mar-2026 08:45:26 543544
wst04-VHDL20_DWMP_291800-2603291800-omedes--0.pdf 29-Mar-2026 18:45:16 543000
wst04-VHDL20_DWMP_300200-2603300200-omedes--0.pdf 30-Mar-2026 02:45:16 542306
wst04-VHDL20_DWMP_300400-2603300400-omedes--0.pdf 30-Mar-2026 05:15:17 544357
wst04-VHDL20_DWMP_300800-2603300800-omedes--0.pdf 30-Mar-2026 08:45:17 545134
wst04-VHDL20_DWMP_301800-2603301800-omedes--0.pdf 30-Mar-2026 18:45:17 534981
wst04-VHDL20_DWMP_310200-2603310200-omedes--0.pdf 31-Mar-2026 02:45:18 533929
wst04-VHDL20_DWMP_310400-2603310400-omedes--0.pdf 31-Mar-2026 05:15:21 534905
wst04-VHDL20_DWPG_290800-2603290800-omedes--0.pdf 29-Mar-2026 08:45:32 392793
wst04-VHDL20_DWPG_291800-2603291800-omedes--0.pdf 29-Mar-2026 18:45:26 337083
wst04-VHDL20_DWPG_300200-2603300200-omedes--0.pdf 30-Mar-2026 02:45:32 335954
wst04-VHDL20_DWPG_300400-2603300400-omedes--0.pdf 30-Mar-2026 05:00:30 335786
wst04-VHDL20_DWPG_300800-2603300800-omedes--0.pdf 30-Mar-2026 08:45:37 380928
wst04-VHDL20_DWPG_301800-2603301800-omedes--0.pdf 30-Mar-2026 18:45:25 338043
wst04-VHDL20_DWPG_310200-2603310200-omedes--0.pdf 31-Mar-2026 02:45:29 338497
wst04-VHDL20_DWPG_310400-2603310400-omedes--0.pdf 31-Mar-2026 05:00:32 338971
wst04-VHDL20_DWPH_290800-2603290800-omedes--0.pdf 29-Mar-2026 08:45:26 287981
wst04-VHDL20_DWPH_291800-2603291800-omedes--0.pdf 29-Mar-2026 18:45:22 283419
wst04-VHDL20_DWPH_300200-2603300200-omedes--0.pdf 30-Mar-2026 02:45:21 238247
wst04-VHDL20_DWPH_300400-2603300400-omedes--0.pdf 30-Mar-2026 05:00:30 238029
wst04-VHDL20_DWPH_300800-2603300800-omedes--0.pdf 30-Mar-2026 08:45:27 282957
wst04-VHDL20_DWPH_301800-2603301800-omedes--0.pdf 30-Mar-2026 18:45:21 286477
wst04-VHDL20_DWPH_310200-2603310200-omedes--0.pdf 31-Mar-2026 02:45:24 241825
wst04-VHDL20_DWPH_310400-2603310400-omedes--0.pdf 31-Mar-2026 05:00:32 242018
wst04-VHDL20_DWSG_290800-2603290800-omedes--0.pdf 29-Mar-2026 08:45:11 343873
wst04-VHDL20_DWSG_291300-2603291300-omedes--0.pdf 29-Mar-2026 13:45:12 344407
wst04-VHDL20_DWSG_291800-2603291800-omedes--0.pdf 29-Mar-2026 18:45:12 342654
wst04-VHDL20_DWSG_300200-2603300200-omedes--0.pdf 30-Mar-2026 02:45:16 343946
wst04-VHDL20_DWSG_300400-2603300400-omedes--0.pdf 30-Mar-2026 05:15:13 343958
wst04-VHDL20_DWSG_300800-2603300800-omedes--0.pdf 30-Mar-2026 08:45:17 343833
wst04-VHDL20_DWSG_301300-2603301300-omedes--0.pdf 30-Mar-2026 13:45:11 346109
wst04-VHDL20_DWSG_301800-2603301800-omedes--0.pdf 30-Mar-2026 18:45:12 345314
wst04-VHDL20_DWSG_310200-2603310200-omedes--0.pdf 31-Mar-2026 02:45:11 344102
wst04-VHDL20_DWSG_310400-2603310400-omedes--0.pdf 31-Mar-2026 05:15:13 344611