Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_050600 05-Mar-2026 14:47:32 2850
FPDL13_DWMZ_060600 06-Mar-2026 14:14:59 3268
SXDL31_DWAV_050800 05-Mar-2026 08:16:25 9522
SXDL31_DWAV_051800 05-Mar-2026 17:04:58 6604
SXDL31_DWAV_060800 06-Mar-2026 09:05:08 12624
SXDL31_DWAV_061800 06-Mar-2026 17:12:33 3429
SXDL31_DWAV_LATEST 06-Mar-2026 17:12:33 3429
SXDL33_DWAV_050000 05-Mar-2026 10:35:45 6121
SXDL33_DWAV_060000 06-Mar-2026 10:27:55 5630
SXDL33_DWAV_LATEST 06-Mar-2026 10:27:55 5630
ber01-FWDL39_DWMS_051230-2603051230-dsw--0-ia5 05-Mar-2026 12:18:17 1910
ber01-FWDL39_DWMS_061230-2603061230-dsw--0-ia5 06-Mar-2026 13:07:21 1332
ber01-VHDL13_DWEH_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:28:17 2137
ber01-VHDL13_DWEH_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:28:12 2249
ber01-VHDL13_DWEH_050400-2603050400-dsw--0-ia5 05-Mar-2026 05:58:11 2114
ber01-VHDL13_DWEH_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:28:16 2146
ber01-VHDL13_DWEH_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:28:16 2061
ber01-VHDL13_DWEH_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:28:11 2259
ber01-VHDL13_DWEH_060400-2603060400-dsw--0-ia5 06-Mar-2026 05:58:17 2474
ber01-VHDL13_DWEH_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:28:16 2477
ber01-VHDL13_DWHG_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:30:06 2159
ber01-VHDL13_DWHG_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:30:09 2821
ber01-VHDL13_DWHG_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:07 2817
ber01-VHDL13_DWHG_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:30:20 2585
ber01-VHDL13_DWHG_050800_COR-2603050800-dsw--0-ia5 05-Mar-2026 09:53:47 2538
ber01-VHDL13_DWHG_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:30:08 2355
ber01-VHDL13_DWHG_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:30:06 2754
ber01-VHDL13_DWHG_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:08 2679
ber01-VHDL13_DWHG_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:30:06 2727
ber01-VHDL13_DWHH_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:30:06 1907
ber01-VHDL13_DWHH_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:30:09 2482
ber01-VHDL13_DWHH_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:07 2527
ber01-VHDL13_DWHH_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:30:20 2196
ber01-VHDL13_DWHH_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:30:08 1997
ber01-VHDL13_DWHH_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:30:06 2368
ber01-VHDL13_DWHH_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:08 2368
ber01-VHDL13_DWHH_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:30:06 2536
ber01-VHDL13_DWLG_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:30:06 2087
ber01-VHDL13_DWLG_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:30:09 2194
ber01-VHDL13_DWLG_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:01 1990
ber01-VHDL13_DWLG_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:30:04 1683
ber01-VHDL13_DWLG_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:30:04 1445
ber01-VHDL13_DWLG_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:30:06 1686
ber01-VHDL13_DWLG_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:01 1555
ber01-VHDL13_DWLG_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:30:06 1616
ber01-VHDL13_DWLH_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:30:06 2062
ber01-VHDL13_DWLH_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:30:09 2027
ber01-VHDL13_DWLH_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:01 2034
ber01-VHDL13_DWLH_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:30:04 1947
ber01-VHDL13_DWLH_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:30:04 1673
ber01-VHDL13_DWLH_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:30:06 1669
ber01-VHDL13_DWLH_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:01 1598
ber01-VHDL13_DWLH_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:30:06 1747
ber01-VHDL13_DWLI_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:30:06 2242
ber01-VHDL13_DWLI_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:30:09 2201
ber01-VHDL13_DWLI_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:01 2180
ber01-VHDL13_DWLI_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:30:04 1991
ber01-VHDL13_DWLI_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:30:04 1720
ber01-VHDL13_DWLI_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:30:06 1760
ber01-VHDL13_DWLI_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:01 1458
ber01-VHDL13_DWLI_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:30:06 1518
ber01-VHDL13_DWMG_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:30:02 1928
ber01-VHDL13_DWMG_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:30:05 2001
ber01-VHDL13_DWMG_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:01 1898
ber01-VHDL13_DWMG_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:30:20 2365
ber01-VHDL13_DWMG_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:30:04 2198
ber01-VHDL13_DWMG_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:30:06 2136
ber01-VHDL13_DWMG_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:01 2147
ber01-VHDL13_DWMG_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:30:02 1928
ber01-VHDL13_DWMO_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:30:02 2085
ber01-VHDL13_DWMO_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:30:05 2242
ber01-VHDL13_DWMO_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:01 2105
ber01-VHDL13_DWMO_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:30:20 2530
ber01-VHDL13_DWMO_050800_COR-2603050800-dsw--0-ia5 05-Mar-2026 12:00:42 2721
ber01-VHDL13_DWMO_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:30:04 2381
ber01-VHDL13_DWMO_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:30:06 2308
ber01-VHDL13_DWMO_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:01 2308
ber01-VHDL13_DWMO_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:30:02 2177
ber01-VHDL13_DWMP_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:30:02 2040
ber01-VHDL13_DWMP_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:30:05 2196
ber01-VHDL13_DWMP_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:01 2058
ber01-VHDL13_DWMP_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:30:20 2538
ber01-VHDL13_DWMP_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:30:04 2280
ber01-VHDL13_DWMP_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:30:06 2329
ber01-VHDL13_DWMP_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:01 2329
ber01-VHDL13_DWMP_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:30:02 2183
ber01-VHDL13_DWOG_041700-2603041700-dsw--0-ia5 04-Mar-2026 19:00:07 2798
ber01-VHDL13_DWOG_050300-2603050300-dsw--0-ia5 05-Mar-2026 04:00:02 3386
ber01-VHDL13_DWOG_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:30:20 3215
ber01-VHDL13_DWOG_051700-2603051700-dsw--0-ia5 05-Mar-2026 19:00:02 3334
ber01-VHDL13_DWOG_060300-2603060300-dsw--0-ia5 06-Mar-2026 04:00:01 3645
ber01-VHDL13_DWOG_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:30:02 3261
ber01-VHDL13_DWOH_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:28:17 2128
ber01-VHDL13_DWOH_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:28:17 2220
ber01-VHDL13_DWOH_050400-2603050400-dsw--0-ia5 05-Mar-2026 05:58:17 2217
ber01-VHDL13_DWOH_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:28:16 2287
ber01-VHDL13_DWOH_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:28:16 2203
ber01-VHDL13_DWOH_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:28:11 2496
ber01-VHDL13_DWOH_060400-2603060400-dsw--0-ia5 06-Mar-2026 05:58:11 2498
ber01-VHDL13_DWOH_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:28:16 2478
ber01-VHDL13_DWOI_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:28:12 2139
ber01-VHDL13_DWOI_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:28:12 2251
ber01-VHDL13_DWOI_050400-2603050400-dsw--0-ia5 05-Mar-2026 05:58:17 2222
ber01-VHDL13_DWOI_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:28:11 2235
ber01-VHDL13_DWOI_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:28:12 2172
ber01-VHDL13_DWOI_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:28:18 2352
ber01-VHDL13_DWOI_060400-2603060400-dsw--0-ia5 06-Mar-2026 05:58:17 2270
ber01-VHDL13_DWOI_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:28:12 2276
ber01-VHDL13_DWON_042245-2603042245-dsw--0-ia5 04-Mar-2026 22:45:31 2538
ber01-VHDL13_DWON_050331-2603050331-dsw--0-ia5 05-Mar-2026 03:31:07 2624
ber01-VHDL13_DWON_050619-2603050619-dsw--0-ia5 05-Mar-2026 06:19:26 3211
ber01-VHDL13_DWON_050704-2603050704-dsw--0-ia5 05-Mar-2026 07:04:37 3251
ber01-VHDL13_DWON_050715-2603050715-dsw--0-ia5 05-Mar-2026 07:15:42 3374
ber01-VHDL13_DWON_050906-2603050906-dsw--0-ia5 05-Mar-2026 09:06:50 3374
ber01-VHDL13_DWON_051030-2603051030-dsw--0-ia5 05-Mar-2026 10:30:23 3374
ber01-VHDL13_DWON_051533-2603051533-dsw--0-ia5 05-Mar-2026 15:33:17 3103
ber01-VHDL13_DWON_051812-2603051812-dsw--0-ia5 05-Mar-2026 18:12:58 3053
ber01-VHDL13_DWON_051822-2603051822-dsw--0-ia5 05-Mar-2026 18:22:42 3053
ber01-VHDL13_DWON_052144-2603052144-dsw--0-ia5 05-Mar-2026 21:44:52 3027
ber01-VHDL13_DWON_060228-2603060228-dsw--0-ia5 06-Mar-2026 02:28:41 3293
ber01-VHDL13_DWON_060314-2603060314-dsw--0-ia5 06-Mar-2026 03:14:06 3293
ber01-VHDL13_DWON_060624-2603060624-dsw--0-ia5 06-Mar-2026 06:24:37 3687
ber01-VHDL13_DWON_060629-2603060629-dsw--0-ia5 06-Mar-2026 06:29:21 3514
ber01-VHDL13_DWON_060714-2603060714-dsw--0-ia5 06-Mar-2026 07:14:31 3365
ber01-VHDL13_DWON_061157-2603061157-dsw--0-ia5 06-Mar-2026 11:57:38 3365
ber01-VHDL13_DWON_061537-2603061537-dsw--0-ia5 06-Mar-2026 15:37:43 2935
ber01-VHDL13_DWON_061712-2603061712-dsw--0-ia5 06-Mar-2026 17:12:58 2935
ber01-VHDL13_DWON_061726-2603061726-dsw--0-ia5 06-Mar-2026 17:26:17 3145
ber01-VHDL13_DWPG_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:30:06 2484
ber01-VHDL13_DWPG_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:30:09 2249
ber01-VHDL13_DWPG_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:01 2047
ber01-VHDL13_DWPG_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:30:04 1835
ber01-VHDL13_DWPG_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:30:04 1681
ber01-VHDL13_DWPG_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:30:06 1738
ber01-VHDL13_DWPG_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:01 1685
ber01-VHDL13_DWPG_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:30:06 1831
ber01-VHDL13_DWPH_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:30:06 2203
ber01-VHDL13_DWPH_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:30:09 2265
ber01-VHDL13_DWPH_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:01 2192
ber01-VHDL13_DWPH_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:30:04 1857
ber01-VHDL13_DWPH_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:30:04 1739
ber01-VHDL13_DWPH_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:30:06 2085
ber01-VHDL13_DWPH_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:01 1982
ber01-VHDL13_DWPH_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:30:06 2143
ber01-VHDL13_DWSG_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:30:02 2078
ber01-VHDL13_DWSG_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:30:05 2244
ber01-VHDL13_DWSG_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:07 2441
ber01-VHDL13_DWSG_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:30:04 2550
ber01-VHDL13_DWSG_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:30:04 2300
ber01-VHDL13_DWSG_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:30:06 2449
ber01-VHDL13_DWSG_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:06 2494
ber01-VHDL13_DWSG_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:30:02 2389
ber01-VHDL17_DWOG_051200-2603051200-dsw--0-ia5 05-Mar-2026 15:31:49 2507
ber01-VHDL17_DWOG_061200-2603061200-dsw--0-ia5 06-Mar-2026 12:02:46 1871
swis2-VHDL20_DWEG_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:45:00 2460
swis2-VHDL20_DWEG_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:45:01 2502
swis2-VHDL20_DWEG_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:15:02 2537
swis2-VHDL20_DWEG_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:45:02 2762
swis2-VHDL20_DWEG_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:45:04 2529
swis2-VHDL20_DWEG_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:45:03 2772
swis2-VHDL20_DWEG_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:15:01 2818
swis2-VHDL20_DWEG_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:45:06 2953
swis2-VHDL20_DWEH_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:45:00 2500
swis2-VHDL20_DWEH_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:45:01 2576
swis2-VHDL20_DWEH_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:15:02 2449
swis2-VHDL20_DWEH_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:45:02 2646
swis2-VHDL20_DWEH_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:45:04 2415
swis2-VHDL20_DWEH_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:45:03 2580
swis2-VHDL20_DWEH_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:15:01 2809
swis2-VHDL20_DWEH_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:45:06 2977
swis2-VHDL20_DWEI_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:45:00 2496
swis2-VHDL20_DWEI_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:45:01 2546
swis2-VHDL20_DWEI_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:15:02 2573
swis2-VHDL20_DWEI_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:45:02 2757
swis2-VHDL20_DWEI_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:45:04 2523
swis2-VHDL20_DWEI_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:45:03 2644
swis2-VHDL20_DWEI_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:15:01 2621
swis2-VHDL20_DWEI_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:45:06 2798
swis2-VHDL20_DWHG_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:45:07 2342
swis2-VHDL20_DWHG_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:45:06 3007
swis2-VHDL20_DWHG_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:07 3000
swis2-VHDL20_DWHG_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:45:06 3117
swis2-VHDL20_DWHG_050800_COR-2603050800-dsw--0-ia5 05-Mar-2026 09:54:22 3070
swis2-VHDL20_DWHG_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:45:06 2538
swis2-VHDL20_DWHG_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:45:01 2940
swis2-VHDL20_DWHG_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:08 2862
swis2-VHDL20_DWHG_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:45:06 3263
swis2-VHDL20_DWHH_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:45:07 2093
swis2-VHDL20_DWHH_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:45:06 2668
swis2-VHDL20_DWHH_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:07 2713
swis2-VHDL20_DWHH_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:45:06 2740
swis2-VHDL20_DWHH_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:45:06 2183
swis2-VHDL20_DWHH_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:45:01 2554
swis2-VHDL20_DWHH_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:08 2554
swis2-VHDL20_DWHH_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:45:06 3083
swis2-VHDL20_DWLG_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:45:02 2434
swis2-VHDL20_DWLG_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:45:01 2541
swis2-VHDL20_DWLG_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:11 2335
swis2-VHDL20_DWLG_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:45:02 2174
swis2-VHDL20_DWLG_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:45:04 1790
swis2-VHDL20_DWLG_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:45:01 2031
swis2-VHDL20_DWLG_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:12 1897
swis2-VHDL20_DWLG_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:45:01 2104
swis2-VHDL20_DWLH_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:45:02 2416
swis2-VHDL20_DWLH_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:45:01 2381
swis2-VHDL20_DWLH_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:11 2386
swis2-VHDL20_DWLH_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:45:02 2448
swis2-VHDL20_DWLH_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:45:04 2025
swis2-VHDL20_DWLH_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:45:01 2021
swis2-VHDL20_DWLH_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:12 1946
swis2-VHDL20_DWLH_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:45:01 2245
swis2-VHDL20_DWLI_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:45:02 2591
swis2-VHDL20_DWLI_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:45:01 2550
swis2-VHDL20_DWLI_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:11 2527
swis2-VHDL20_DWLI_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:45:02 2483
swis2-VHDL20_DWLI_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:45:04 2067
swis2-VHDL20_DWLI_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:45:01 2107
swis2-VHDL20_DWLI_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:12 1802
swis2-VHDL20_DWLI_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:45:01 2007
swis2-VHDL20_DWMG_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:45:07 2423
swis2-VHDL20_DWMG_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:45:01 2498
swis2-VHDL20_DWMG_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:15:02 2314
swis2-VHDL20_DWMG_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:45:02 3066
swis2-VHDL20_DWMG_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:45:04 2572
swis2-VHDL20_DWMG_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:45:01 2505
swis2-VHDL20_DWMG_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:15:01 2537
swis2-VHDL20_DWMG_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:45:01 2494
swis2-VHDL20_DWMO_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:45:07 2571
swis2-VHDL20_DWMO_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:45:01 2734
swis2-VHDL20_DWMO_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:15:02 2527
swis2-VHDL20_DWMO_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:45:02 3253
swis2-VHDL20_DWMO_050800_COR-2603050800-dsw--0-ia5 05-Mar-2026 12:00:42 3257
swis2-VHDL20_DWMO_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:45:04 2759
swis2-VHDL20_DWMO_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:45:01 2682
swis2-VHDL20_DWMO_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:15:01 2702
swis2-VHDL20_DWMO_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:45:01 2691
swis2-VHDL20_DWMP_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:45:07 2512
swis2-VHDL20_DWMP_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:45:01 2674
swis2-VHDL20_DWMP_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:15:02 2476
swis2-VHDL20_DWMP_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:45:02 3228
swis2-VHDL20_DWMP_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:45:04 2658
swis2-VHDL20_DWMP_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:45:01 2702
swis2-VHDL20_DWMP_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:15:01 2719
swis2-VHDL20_DWMP_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:45:01 2737
swis2-VHDL20_DWPG_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:45:02 2946
swis2-VHDL20_DWPG_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:45:01 2581
swis2-VHDL20_DWPG_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:11 2373
swis2-VHDL20_DWPG_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:45:02 2294
swis2-VHDL20_DWPG_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:45:04 2140
swis2-VHDL20_DWPG_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:45:01 2066
swis2-VHDL20_DWPG_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:12 2011
swis2-VHDL20_DWPG_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:45:01 2290
swis2-VHDL20_DWPH_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:45:02 2665
swis2-VHDL20_DWPH_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:45:01 2596
swis2-VHDL20_DWPH_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:00:11 2520
swis2-VHDL20_DWPH_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:45:02 2316
swis2-VHDL20_DWPH_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:45:04 2198
swis2-VHDL20_DWPH_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:45:01 2412
swis2-VHDL20_DWPH_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:00:12 2310
swis2-VHDL20_DWPH_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:45:01 2602
swis2-VHDL20_DWSG_041800-2603041800-dsw--0-ia5 04-Mar-2026 19:45:02 2466
swis2-VHDL20_DWSG_050200-2603050200-dsw--0-ia5 05-Mar-2026 03:45:01 2661
swis2-VHDL20_DWSG_050400-2603050400-dsw--0-ia5 05-Mar-2026 06:15:06 2866
swis2-VHDL20_DWSG_050800-2603050800-dsw--0-ia5 05-Mar-2026 09:45:02 3193
swis2-VHDL20_DWSG_051300-2603051300-dsw--0-ia5 05-Mar-2026 14:45:06 2793
swis2-VHDL20_DWSG_051800-2603051800-dsw--0-ia5 05-Mar-2026 19:45:04 2655
swis2-VHDL20_DWSG_060200-2603060200-dsw--0-ia5 06-Mar-2026 03:45:07 2796
swis2-VHDL20_DWSG_060400-2603060400-dsw--0-ia5 06-Mar-2026 06:15:01 2847
swis2-VHDL20_DWSG_060800-2603060800-dsw--0-ia5 06-Mar-2026 09:45:01 2906
swis2-VHDL20_DWSG_061300-2603061300-dsw--0-ia5 06-Mar-2026 14:45:06 2570
wst04-VHDL20_DWEG_041800-2603041800-omedes--0.pdf 04-Mar-2026 19:45:11 245811
wst04-VHDL20_DWEG_050200-2603050200-omedes--0.pdf 05-Mar-2026 03:45:18 246510
wst04-VHDL20_DWEG_050400-2603050400-omedes--0.pdf 05-Mar-2026 06:15:22 246666
wst04-VHDL20_DWEG_050800-2603050800-omedes--0.pdf 05-Mar-2026 09:45:16 249703
wst04-VHDL20_DWEG_051800-2603051800-omedes--0.pdf 05-Mar-2026 19:45:12 248270
wst04-VHDL20_DWEG_060200-2603060200-omedes--0.pdf 06-Mar-2026 03:45:22 249019
wst04-VHDL20_DWEG_060400-2603060400-omedes--0.pdf 06-Mar-2026 06:15:28 248599
wst04-VHDL20_DWEG_060800-2603060800-omedes--0.pdf 06-Mar-2026 09:45:16 246873
wst04-VHDL20_DWEH_041800-2603041800-omedes--0.pdf 04-Mar-2026 19:45:11 246930
wst04-VHDL20_DWEH_050200-2603050200-omedes--0.pdf 05-Mar-2026 03:45:18 247922
wst04-VHDL20_DWEH_050400-2603050400-omedes--0.pdf 05-Mar-2026 06:15:22 247755
wst04-VHDL20_DWEH_050800-2603050800-omedes--0.pdf 05-Mar-2026 09:45:12 247689
wst04-VHDL20_DWEH_051800-2603051800-omedes--0.pdf 05-Mar-2026 19:45:12 246734
wst04-VHDL20_DWEH_060200-2603060200-omedes--0.pdf 06-Mar-2026 03:45:22 247223
wst04-VHDL20_DWEH_060400-2603060400-omedes--0.pdf 06-Mar-2026 06:15:22 247093
wst04-VHDL20_DWEH_060800-2603060800-omedes--0.pdf 06-Mar-2026 09:45:16 244992
wst04-VHDL20_DWEI_041800-2603041800-omedes--0.pdf 04-Mar-2026 19:45:17 357519
wst04-VHDL20_DWEI_050200-2603050200-omedes--0.pdf 05-Mar-2026 03:45:22 357680
wst04-VHDL20_DWEI_050400-2603050400-omedes--0.pdf 05-Mar-2026 06:15:22 358359
wst04-VHDL20_DWEI_050800-2603050800-omedes--0.pdf 05-Mar-2026 09:45:16 362790
wst04-VHDL20_DWEI_051800-2603051800-omedes--0.pdf 05-Mar-2026 19:45:16 361654
wst04-VHDL20_DWEI_060200-2603060200-omedes--0.pdf 06-Mar-2026 03:45:22 361660
wst04-VHDL20_DWEI_060400-2603060400-omedes--0.pdf 06-Mar-2026 06:15:28 361605
wst04-VHDL20_DWEI_060800-2603060800-omedes--0.pdf 06-Mar-2026 09:45:22 355199
wst04-VHDL20_DWHG_041800-2603041800-omedes--0.pdf 04-Mar-2026 19:45:17 358001
wst04-VHDL20_DWHG_050200-2603050200-omedes--0.pdf 05-Mar-2026 03:45:18 358837
wst04-VHDL20_DWHG_050400-2603050400-omedes--0.pdf 05-Mar-2026 06:00:11 358833
wst04-VHDL20_DWHG_050800-2603050800-omedes--0.pdf 05-Mar-2026 09:45:26 363523
wst04-VHDL20_DWHG_051800-2603051800-omedes--0.pdf 05-Mar-2026 19:45:22 362142
wst04-VHDL20_DWHG_060200-2603060200-omedes--0.pdf 06-Mar-2026 03:45:18 362957
wst04-VHDL20_DWHG_060400-2603060400-omedes--0.pdf 06-Mar-2026 06:00:12 362906
wst04-VHDL20_DWHG_060800-2603060800-omedes--0.pdf 06-Mar-2026 09:45:26 355603
wst04-VHDL20_DWHH_041800-2603041800-omedes--0.pdf 04-Mar-2026 19:45:17 327641
wst04-VHDL20_DWHH_050200-2603050200-omedes--0.pdf 05-Mar-2026 03:45:12 328303
wst04-VHDL20_DWHH_050400-2603050400-omedes--0.pdf 05-Mar-2026 06:00:17 328316
wst04-VHDL20_DWHH_050800-2603050800-omedes--0.pdf 05-Mar-2026 09:45:26 332998
wst04-VHDL20_DWHH_051800-2603051800-omedes--0.pdf 05-Mar-2026 19:45:22 332363
wst04-VHDL20_DWHH_060200-2603060200-omedes--0.pdf 06-Mar-2026 03:45:18 332908
wst04-VHDL20_DWHH_060400-2603060400-omedes--0.pdf 06-Mar-2026 06:00:12 332978
wst04-VHDL20_DWHH_060800-2603060800-omedes--0.pdf 06-Mar-2026 09:45:26 337045
wst04-VHDL20_DWLG_041800-2603041800-omedes--0.pdf 04-Mar-2026 19:45:25 344372
wst04-VHDL20_DWLG_050200-2603050200-omedes--0.pdf 05-Mar-2026 03:45:22 344734
wst04-VHDL20_DWLG_050400-2603050400-omedes--0.pdf 05-Mar-2026 06:00:42 344526
wst04-VHDL20_DWLG_050800-2603050800-omedes--0.pdf 05-Mar-2026 09:45:37 350130
wst04-VHDL20_DWLG_051800-2603051800-omedes--0.pdf 05-Mar-2026 19:45:22 349349
wst04-VHDL20_DWLG_060200-2603060200-omedes--0.pdf 06-Mar-2026 03:45:26 349858
wst04-VHDL20_DWLG_060400-2603060400-omedes--0.pdf 06-Mar-2026 06:00:42 349638
wst04-VHDL20_DWLG_060800-2603060800-omedes--0.pdf 06-Mar-2026 09:45:30 345575
wst04-VHDL20_DWLH_041800-2603041800-omedes--0.pdf 04-Mar-2026 19:45:25 355882
wst04-VHDL20_DWLH_050200-2603050200-omedes--0.pdf 05-Mar-2026 03:45:26 356165
wst04-VHDL20_DWLH_050400-2603050400-omedes--0.pdf 05-Mar-2026 06:00:42 356233
wst04-VHDL20_DWLH_050800-2603050800-omedes--0.pdf 05-Mar-2026 09:45:30 354479
wst04-VHDL20_DWLH_051800-2603051800-omedes--0.pdf 05-Mar-2026 19:45:26 353992
wst04-VHDL20_DWLH_060200-2603060200-omedes--0.pdf 06-Mar-2026 03:45:26 353863
wst04-VHDL20_DWLH_060400-2603060400-omedes--0.pdf 06-Mar-2026 06:00:42 353765
wst04-VHDL20_DWLH_060800-2603060800-omedes--0.pdf 06-Mar-2026 09:45:30 354553
wst04-VHDL20_DWLI_041800-2603041800-omedes--0.pdf 04-Mar-2026 19:45:21 356672
wst04-VHDL20_DWLI_050200-2603050200-omedes--0.pdf 05-Mar-2026 03:45:26 356940
wst04-VHDL20_DWLI_050400-2603050400-omedes--0.pdf 05-Mar-2026 06:00:42 356894
wst04-VHDL20_DWLI_050800-2603050800-omedes--0.pdf 05-Mar-2026 09:45:30 355342
wst04-VHDL20_DWLI_051800-2603051800-omedes--0.pdf 05-Mar-2026 19:45:26 354737
wst04-VHDL20_DWLI_060200-2603060200-omedes--0.pdf 06-Mar-2026 03:45:26 354824
wst04-VHDL20_DWLI_060400-2603060400-omedes--0.pdf 06-Mar-2026 06:00:42 354630
wst04-VHDL20_DWLI_060800-2603060800-omedes--0.pdf 06-Mar-2026 09:45:30 346059
wst04-VHDL20_DWMG_041800-2603041800-omedes--0.pdf 04-Mar-2026 19:45:21 578001
wst04-VHDL20_DWMG_050200-2603050200-omedes--0.pdf 05-Mar-2026 03:45:16 578370
wst04-VHDL20_DWMG_050400-2603050400-omedes--0.pdf 05-Mar-2026 06:15:26 578901
wst04-VHDL20_DWMG_050800-2603050800-omedes--0.pdf 05-Mar-2026 09:45:26 585209
wst04-VHDL20_DWMG_051800-2603051800-omedes--0.pdf 05-Mar-2026 19:45:16 584121
wst04-VHDL20_DWMG_060200-2603060200-omedes--0.pdf 06-Mar-2026 03:45:16 584735
wst04-VHDL20_DWMG_060400-2603060400-omedes--0.pdf 06-Mar-2026 06:15:22 584986
wst04-VHDL20_DWMG_060800-2603060800-omedes--0.pdf 06-Mar-2026 09:45:16 581717
wst04-VHDL20_DWMO_041800-2603041800-omedes--0.pdf 04-Mar-2026 19:45:17 474131
wst04-VHDL20_DWMO_050400-2603050400-omedes--0.pdf 05-Mar-2026 06:15:22 474894
wst04-VHDL20_DWMO_050800-2603050800-omedes--0.pdf 05-Mar-2026 09:45:22 485480
wst04-VHDL20_DWMO_050800_COR-2603050800-omedes-..> 05-Mar-2026 12:00:52 485482
wst04-VHDL20_DWMO_051800-2603051800-omedes--0.pdf 05-Mar-2026 19:45:16 483548
wst04-VHDL20_DWMO_060200-2603060200-omedes--0.pdf 06-Mar-2026 03:45:11 484158
wst04-VHDL20_DWMO_060400-2603060400-omedes--0.pdf 06-Mar-2026 06:15:16 485329
wst04-VHDL20_DWMO_060800-2603060800-omedes--0.pdf 06-Mar-2026 09:45:12 482693
wst04-VHDL20_DWMP_041800-2603041800-omedes--0.pdf 04-Mar-2026 19:45:21 568720
wst04-VHDL20_DWMP_050200-2603050200-omedes--0.pdf 05-Mar-2026 03:45:12 568028
wst04-VHDL20_DWMP_050400-2603050400-omedes--0.pdf 05-Mar-2026 06:15:26 569461
wst04-VHDL20_DWMP_050800-2603050800-omedes--0.pdf 05-Mar-2026 09:45:22 579281
wst04-VHDL20_DWMP_051800-2603051800-omedes--0.pdf 05-Mar-2026 19:45:16 578180
wst04-VHDL20_DWMP_060200-2603060200-omedes--0.pdf 06-Mar-2026 03:45:11 577812
wst04-VHDL20_DWMP_060400-2603060400-omedes--0.pdf 06-Mar-2026 06:15:22 578699
wst04-VHDL20_DWMP_060800-2603060800-omedes--0.pdf 06-Mar-2026 09:45:16 569755
wst04-VHDL20_DWPG_041800-2603041800-omedes--0.pdf 04-Mar-2026 19:45:25 355577
wst04-VHDL20_DWPG_050200-2603050200-omedes--0.pdf 05-Mar-2026 03:45:26 354282
wst04-VHDL20_DWPG_050400-2603050400-omedes--0.pdf 05-Mar-2026 06:00:31 354038
wst04-VHDL20_DWPG_050800-2603050800-omedes--0.pdf 05-Mar-2026 09:45:37 399819
wst04-VHDL20_DWPG_051800-2603051800-omedes--0.pdf 05-Mar-2026 19:45:26 354809
wst04-VHDL20_DWPG_060200-2603060200-omedes--0.pdf 06-Mar-2026 03:45:26 354517
wst04-VHDL20_DWPG_060400-2603060400-omedes--0.pdf 06-Mar-2026 06:00:30 354431
wst04-VHDL20_DWPG_060800-2603060800-omedes--0.pdf 06-Mar-2026 09:45:36 400648
wst04-VHDL20_DWPH_041800-2603041800-omedes--0.pdf 04-Mar-2026 19:45:21 289845
wst04-VHDL20_DWPH_050200-2603050200-omedes--0.pdf 05-Mar-2026 03:45:22 244986
wst04-VHDL20_DWPH_050400-2603050400-omedes--0.pdf 05-Mar-2026 06:00:31 244915
wst04-VHDL20_DWPH_050800-2603050800-omedes--0.pdf 05-Mar-2026 09:45:30 295239
wst04-VHDL20_DWPH_051800-2603051800-omedes--0.pdf 05-Mar-2026 19:45:22 294899
wst04-VHDL20_DWPH_060200-2603060200-omedes--0.pdf 06-Mar-2026 03:45:22 250515
wst04-VHDL20_DWPH_060400-2603060400-omedes--0.pdf 06-Mar-2026 06:00:30 250436
wst04-VHDL20_DWPH_060800-2603060800-omedes--0.pdf 06-Mar-2026 09:45:30 296519
wst04-VHDL20_DWSG_041800-2603041800-omedes--0.pdf 04-Mar-2026 19:45:11 359128
wst04-VHDL20_DWSG_050200-2603050200-omedes--0.pdf 05-Mar-2026 03:45:12 359398
wst04-VHDL20_DWSG_050400-2603050400-omedes--0.pdf 05-Mar-2026 06:15:16 360183
wst04-VHDL20_DWSG_050800-2603050800-omedes--0.pdf 05-Mar-2026 09:45:12 364355
wst04-VHDL20_DWSG_051300-2603051300-omedes--0.pdf 05-Mar-2026 14:45:12 363755
wst04-VHDL20_DWSG_051800-2603051800-omedes--0.pdf 05-Mar-2026 19:45:12 363549
wst04-VHDL20_DWSG_060200-2603060200-omedes--0.pdf 06-Mar-2026 03:45:16 364422
wst04-VHDL20_DWSG_060400-2603060400-omedes--0.pdf 06-Mar-2026 06:15:12 364782
wst04-VHDL20_DWSG_060800-2603060800-omedes--0.pdf 06-Mar-2026 09:45:12 367425
wst04-VHDL20_DWSG_061300-2603061300-omedes--0.pdf 06-Mar-2026 14:45:12 367113