Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_240600 24-Mar-2026 13:40:44 4382
FPDL13_DWMZ_250600 25-Mar-2026 12:57:08 3822
SXDL31_DWAV_241800 24-Mar-2026 16:43:43 14894
SXDL31_DWAV_250800 25-Mar-2026 09:09:05 13902
SXDL31_DWAV_251800 25-Mar-2026 17:13:49 2713
SXDL31_DWAV_260800 26-Mar-2026 08:53:15 9088
SXDL31_DWAV_LATEST 26-Mar-2026 08:53:15 9088
SXDL33_DWAV_250000 25-Mar-2026 11:30:19 13293
SXDL33_DWAV_260000 26-Mar-2026 10:48:40 7917
SXDL33_DWAV_LATEST 26-Mar-2026 10:48:40 7917
ber01-FWDL39_DWMS_251230-2603251230-dsw--0-ia5 25-Mar-2026 11:21:47 1474
ber01-FWDL39_DWMS_261230-2603261230-dsw--0-ia5 26-Mar-2026 12:35:37 1685
ber01-VHDL13_DWEH_240800_COR-2603240800-dsw--0-ia5 24-Mar-2026 13:36:31 3980
ber01-VHDL13_DWEH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:28:16 3647
ber01-VHDL13_DWEH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:28:11 3782
ber01-VHDL13_DWEH_250400-2603250400-dsw--0-ia5 25-Mar-2026 05:58:12 4003
ber01-VHDL13_DWEH_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:28:17 4165
ber01-VHDL13_DWEH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:28:16 3012
ber01-VHDL13_DWEH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:28:12 3270
ber01-VHDL13_DWEH_260400-2603260400-dsw--0-ia5 26-Mar-2026 05:58:17 3316
ber01-VHDL13_DWEH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:28:16 3108
ber01-VHDL13_DWHG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:06 3890
ber01-VHDL13_DWHG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:07 4200
ber01-VHDL13_DWHG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:07 4179
ber01-VHDL13_DWHG_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:30:08 4179
ber01-VHDL13_DWHG_250800_COR-2603250800-dsw--0-ia5 25-Mar-2026 10:01:27 4591
ber01-VHDL13_DWHG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:10 3672
ber01-VHDL13_DWHG_251800_COR-2603251800-dsw--0-ia5 25-Mar-2026 10:02:26 4591
ber01-VHDL13_DWHG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:08 4194
ber01-VHDL13_DWHG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 4245
ber01-VHDL13_DWHG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:11 3949
ber01-VHDL13_DWHH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:06 3561
ber01-VHDL13_DWHH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:07 3956
ber01-VHDL13_DWHH_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:07 3856
ber01-VHDL13_DWHH_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:30:08 3856
ber01-VHDL13_DWHH_250800_COR-2603250800-dsw--0-ia5 25-Mar-2026 10:01:51 4147
ber01-VHDL13_DWHH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:10 3462
ber01-VHDL13_DWHH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:08 4015
ber01-VHDL13_DWHH_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 4068
ber01-VHDL13_DWHH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:11 4066
ber01-VHDL13_DWLG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 3047
ber01-VHDL13_DWLG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:01 3300
ber01-VHDL13_DWLG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:01 3142
ber01-VHDL13_DWLG_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:30:08 3432
ber01-VHDL13_DWLG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 3441
ber01-VHDL13_DWLG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:01 3391
ber01-VHDL13_DWLG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:00 3457
ber01-VHDL13_DWLG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3416
ber01-VHDL13_DWLH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 3152
ber01-VHDL13_DWLH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:01 3334
ber01-VHDL13_DWLH_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:01 3197
ber01-VHDL13_DWLH_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:30:08 3405
ber01-VHDL13_DWLH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 3344
ber01-VHDL13_DWLH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:01 3237
ber01-VHDL13_DWLH_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:00 3303
ber01-VHDL13_DWLH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3173
ber01-VHDL13_DWLI_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 3042
ber01-VHDL13_DWLI_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:01 3231
ber01-VHDL13_DWLI_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:01 3293
ber01-VHDL13_DWLI_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:30:08 3615
ber01-VHDL13_DWLI_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 3166
ber01-VHDL13_DWLI_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:01 3337
ber01-VHDL13_DWLI_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:00 3401
ber01-VHDL13_DWLI_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3295
ber01-VHDL13_DWMG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 3380
ber01-VHDL13_DWMG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:01 3659
ber01-VHDL13_DWMG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:01 3625
ber01-VHDL13_DWMG_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:30:08 3645
ber01-VHDL13_DWMG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 3393
ber01-VHDL13_DWMG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:01 3894
ber01-VHDL13_DWMG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:03 3530
ber01-VHDL13_DWMG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3643
ber01-VHDL13_DWMO_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 2985
ber01-VHDL13_DWMO_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:01 3084
ber01-VHDL13_DWMO_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:01 3098
ber01-VHDL13_DWMO_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:30:08 3098
ber01-VHDL13_DWMO_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 2825
ber01-VHDL13_DWMO_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:01 3433
ber01-VHDL13_DWMO_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:03 2983
ber01-VHDL13_DWMO_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3154
ber01-VHDL13_DWMP_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 3496
ber01-VHDL13_DWMP_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:01 3847
ber01-VHDL13_DWMP_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:01 3788
ber01-VHDL13_DWMP_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:30:08 3788
ber01-VHDL13_DWMP_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 3462
ber01-VHDL13_DWMP_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:01 4005
ber01-VHDL13_DWMP_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:03 3654
ber01-VHDL13_DWOG_241700-2603241700-dsw--0-ia5 24-Mar-2026 19:00:06 6113
ber01-VHDL13_DWOG_250300-2603250300-dsw--0-ia5 25-Mar-2026 04:00:01 6513
ber01-VHDL13_DWOG_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:30:08 5977
ber01-VHDL13_DWOG_251700-2603251700-dsw--0-ia5 25-Mar-2026 19:00:01 4979
ber01-VHDL13_DWOG_251700_COR-2603251700-dsw--0-ia5 25-Mar-2026 22:49:34 4997
ber01-VHDL13_DWOG_260300-2603260300-dsw--0-ia5 26-Mar-2026 04:00:02 5881
ber01-VHDL13_DWOG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 4856
ber01-VHDL13_DWOH_240800_COR-2603240800-dsw--0-ia5 24-Mar-2026 13:36:21 3465
ber01-VHDL13_DWOH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:28:12 3314
ber01-VHDL13_DWOH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:28:11 3451
ber01-VHDL13_DWOH_250400-2603250400-dsw--0-ia5 25-Mar-2026 05:58:17 3441
ber01-VHDL13_DWOH_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:28:11 3774
ber01-VHDL13_DWOH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:28:12 2886
ber01-VHDL13_DWOH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:28:12 3302
ber01-VHDL13_DWOH_260400-2603260400-dsw--0-ia5 26-Mar-2026 05:58:11 3352
ber01-VHDL13_DWOH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:28:16 3185
ber01-VHDL13_DWOI_240800_COR-2603240800-dsw--0-ia5 24-Mar-2026 13:36:21 3464
ber01-VHDL13_DWOI_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:28:16 3318
ber01-VHDL13_DWOI_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:28:11 3657
ber01-VHDL13_DWOI_250400-2603250400-dsw--0-ia5 25-Mar-2026 05:58:17 3676
ber01-VHDL13_DWOI_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:28:11 4050
ber01-VHDL13_DWOI_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:28:16 2955
ber01-VHDL13_DWOI_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:28:16 3259
ber01-VHDL13_DWOI_260400-2603260400-dsw--0-ia5 26-Mar-2026 05:58:17 3329
ber01-VHDL13_DWOI_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:28:12 3145
ber01-VHDL13_DWON_241551-2603241551-dsw--0-ia5 24-Mar-2026 15:51:41 4346
ber01-VHDL13_DWON_241755-2603241755-dsw--0-ia5 24-Mar-2026 17:55:42 4346
ber01-VHDL13_DWON_242013-2603242013-dsw--0-ia5 24-Mar-2026 20:13:07 4214
ber01-VHDL13_DWON_242233-2603242233-dsw--0-ia5 24-Mar-2026 22:34:10 4223
ber01-VHDL13_DWON_250005-2603250005-dsw--0-ia5 25-Mar-2026 00:05:06 4807
ber01-VHDL13_DWON_250145-2603250145-dsw--0-ia5 25-Mar-2026 01:46:03 4689
ber01-VHDL13_DWON_250349-2603250349-dsw--0-ia5 25-Mar-2026 03:49:06 4689
ber01-VHDL13_DWON_250630-2603250630-dsw--0-ia5 25-Mar-2026 06:30:45 4320
ber01-VHDL13_DWON_250755-2603250755-dsw--0-ia5 25-Mar-2026 07:55:18 4364
ber01-VHDL13_DWON_251128-2603251128-dsw--0-ia5 25-Mar-2026 11:28:56 4524
ber01-VHDL13_DWON_251604-2603251604-dsw--0-ia5 25-Mar-2026 16:04:37 3846
ber01-VHDL13_DWON_251806-2603251806-dsw--0-ia5 25-Mar-2026 18:06:47 3785
ber01-VHDL13_DWON_252249-2603252249-dsw--0-ia5 25-Mar-2026 22:49:17 3785
ber01-VHDL13_DWON_260350-2603260350-dsw--0-ia5 26-Mar-2026 03:50:16 4640
ber01-VHDL13_DWON_260629-2603260629-dsw--0-ia5 26-Mar-2026 06:29:11 4960
ber01-VHDL13_DWON_260715-2603260715-dsw--0-ia5 26-Mar-2026 07:15:01 4659
ber01-VHDL13_DWON_260914-2603260914-dsw--0-ia5 26-Mar-2026 09:14:27 4583
ber01-VHDL13_DWON_260941-2603260941-dsw--0-ia5 26-Mar-2026 09:41:47 4583
ber01-VHDL13_DWPG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 2324
ber01-VHDL13_DWPG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:01 2522
ber01-VHDL13_DWPG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:01 2942
ber01-VHDL13_DWPG_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:30:08 3127
ber01-VHDL13_DWPG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 2992
ber01-VHDL13_DWPG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:01 3094
ber01-VHDL13_DWPG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:00 2927
ber01-VHDL13_DWPG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3008
ber01-VHDL13_DWPH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 2919
ber01-VHDL13_DWPH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:01 2911
ber01-VHDL13_DWPH_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:01 3154
ber01-VHDL13_DWPH_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:30:08 3367
ber01-VHDL13_DWPH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 3343
ber01-VHDL13_DWPH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:01 3511
ber01-VHDL13_DWPH_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:00 3300
ber01-VHDL13_DWPH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3455
ber01-VHDL13_DWSG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 4186
ber01-VHDL13_DWSG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:07 4131
ber01-VHDL13_DWSG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:07 4142
ber01-VHDL13_DWSG_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:30:03 4277
ber01-VHDL13_DWSG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 3155
ber01-VHDL13_DWSG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:08 3603
ber01-VHDL13_DWSG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 3611
ber01-VHDL13_DWSG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3298
ber01-VHDL17_DWOG_251200-2603251200-dsw--0-ia5 25-Mar-2026 12:53:08 4008
ber01-VHDL17_DWOG_261200-2603261200-dsw--0-ia5 26-Mar-2026 12:41:37 3390
swis2-VHDL20_DWEG_240800_COR-2603240800-dsw--0-ia5 24-Mar-2026 13:36:21 4029
swis2-VHDL20_DWEG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3638
swis2-VHDL20_DWEG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 3728
swis2-VHDL20_DWEG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:15:01 3924
swis2-VHDL20_DWEG_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:45:01 4460
swis2-VHDL20_DWEG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3375
swis2-VHDL20_DWEG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:06 3731
swis2-VHDL20_DWEG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:15:06 3739
swis2-VHDL20_DWEG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 3798
swis2-VHDL20_DWEH_240800_COR-2603240800-dsw--0-ia5 24-Mar-2026 13:36:21 4571
swis2-VHDL20_DWEH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 4000
swis2-VHDL20_DWEH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 4104
swis2-VHDL20_DWEH_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:15:01 4501
swis2-VHDL20_DWEH_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:45:01 4879
swis2-VHDL20_DWEH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3535
swis2-VHDL20_DWEH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:06 3747
swis2-VHDL20_DWEH_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:15:06 3709
swis2-VHDL20_DWEH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:06 3736
swis2-VHDL20_DWEI_240800_COR-2603240800-dsw--0-ia5 24-Mar-2026 13:36:21 4078
swis2-VHDL20_DWEI_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3670
swis2-VHDL20_DWEI_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 3952
swis2-VHDL20_DWEI_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:15:01 4190
swis2-VHDL20_DWEI_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:45:01 4783
swis2-VHDL20_DWEI_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3469
swis2-VHDL20_DWEI_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:06 3701
swis2-VHDL20_DWEI_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:15:06 3747
swis2-VHDL20_DWEI_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:06 3816
swis2-VHDL20_DWHG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:04 4073
swis2-VHDL20_DWHG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 4386
swis2-VHDL20_DWHG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:07 4362
swis2-VHDL20_DWHG_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:45:07 5242
swis2-VHDL20_DWHG_250800_COR-2603250800-dsw--0-ia5 25-Mar-2026 10:03:02 5246
swis2-VHDL20_DWHG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3855
swis2-VHDL20_DWHG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 4380
swis2-VHDL20_DWHG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 4428
swis2-VHDL20_DWHG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 4926
swis2-VHDL20_DWHH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3747
swis2-VHDL20_DWHH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 4142
swis2-VHDL20_DWHH_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:07 4042
swis2-VHDL20_DWHH_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:45:07 4747
swis2-VHDL20_DWHH_250800_COR-2603250800-dsw--0-ia5 25-Mar-2026 10:03:26 4751
swis2-VHDL20_DWHH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3648
swis2-VHDL20_DWHH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 4201
swis2-VHDL20_DWHH_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 4254
swis2-VHDL20_DWHH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 4859
swis2-VHDL20_DWLG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3390
swis2-VHDL20_DWLG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 3643
swis2-VHDL20_DWLG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:12 3668
swis2-VHDL20_DWLG_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:45:07 4165
swis2-VHDL20_DWLG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3967
swis2-VHDL20_DWLG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 3922
swis2-VHDL20_DWLG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 3845
swis2-VHDL20_DWLG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 4028
swis2-VHDL20_DWLH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3502
swis2-VHDL20_DWLH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 3684
swis2-VHDL20_DWLH_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:12 3636
swis2-VHDL20_DWLH_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:45:07 4057
swis2-VHDL20_DWLH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3754
swis2-VHDL20_DWLH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 3638
swis2-VHDL20_DWLH_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 3700
swis2-VHDL20_DWLH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 3793
swis2-VHDL20_DWLI_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3387
swis2-VHDL20_DWLI_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 3576
swis2-VHDL20_DWLI_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:12 3736
swis2-VHDL20_DWLI_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:45:07 4256
swis2-VHDL20_DWLI_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3580
swis2-VHDL20_DWLI_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 3744
swis2-VHDL20_DWLI_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 3792
swis2-VHDL20_DWLI_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 3909
swis2-VHDL20_DWMG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3802
swis2-VHDL20_DWMG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 4100
swis2-VHDL20_DWMG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:15:01 4051
swis2-VHDL20_DWMG_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:45:01 4354
swis2-VHDL20_DWMG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:01 3815
swis2-VHDL20_DWMG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 4340
swis2-VHDL20_DWMG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:15:02 3990
swis2-VHDL20_DWMG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:06 4339
swis2-VHDL20_DWMO_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3361
swis2-VHDL20_DWMO_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 3462
swis2-VHDL20_DWMO_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:15:01 3564
swis2-VHDL20_DWMO_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:45:01 3816
swis2-VHDL20_DWMO_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:01 3294
swis2-VHDL20_DWMO_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 3904
swis2-VHDL20_DWMO_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:15:02 3417
swis2-VHDL20_DWMO_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:06 3793
swis2-VHDL20_DWMP_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3915
swis2-VHDL20_DWMP_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 4264
swis2-VHDL20_DWMP_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:15:01 4284
swis2-VHDL20_DWMP_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:45:01 4601
swis2-VHDL20_DWMP_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:01 3952
swis2-VHDL20_DWMP_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 4514
swis2-VHDL20_DWMP_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:15:02 4116
swis2-VHDL20_DWMP_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:06 4221
swis2-VHDL20_DWPG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 2888
swis2-VHDL20_DWPG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 2856
swis2-VHDL20_DWPG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:12 3379
swis2-VHDL20_DWPG_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:45:07 3869
swis2-VHDL20_DWPG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3715
swis2-VHDL20_DWPG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 3534
swis2-VHDL20_DWPG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 3400
swis2-VHDL20_DWPG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 3614
swis2-VHDL20_DWPH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3502
swis2-VHDL20_DWPH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 3242
swis2-VHDL20_DWPH_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:12 3608
swis2-VHDL20_DWPH_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:45:07 4127
swis2-VHDL20_DWPH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 4086
swis2-VHDL20_DWPH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 4011
swis2-VHDL20_DWPH_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 3778
swis2-VHDL20_DWPH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 4064
swis2-VHDL20_DWSG_241300-2603241300-dsw--0-ia5 24-Mar-2026 14:45:06 4658
swis2-VHDL20_DWSG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 4543
swis2-VHDL20_DWSG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:06 4480
swis2-VHDL20_DWSG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:15:01 4649
swis2-VHDL20_DWSG_250800-2603250800-dsw--0-ia5 25-Mar-2026 09:45:01 5086
swis2-VHDL20_DWSG_251300-2603251300-dsw--0-ia5 25-Mar-2026 14:45:07 4609
swis2-VHDL20_DWSG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:01 3578
swis2-VHDL20_DWSG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 4013
swis2-VHDL20_DWSG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:15:02 4097
swis2-VHDL20_DWSG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 3986
wst04-VHDL20_DWEG_240800_COR-2603240800-omedes-..> 24-Mar-2026 13:36:26 246715
wst04-VHDL20_DWEG_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:12 245459
wst04-VHDL20_DWEG_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:14 246421
wst04-VHDL20_DWEG_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:15:16 246073
wst04-VHDL20_DWEG_250800-2603250800-omedes--0.pdf 25-Mar-2026 09:45:11 245098
wst04-VHDL20_DWEG_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:12 242631
wst04-VHDL20_DWEG_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:12 243813
wst04-VHDL20_DWEG_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:15:22 243416
wst04-VHDL20_DWEG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:12 245075
wst04-VHDL20_DWEH_240800_COR-2603240800-omedes-..> 24-Mar-2026 13:36:26 245047
wst04-VHDL20_DWEH_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:12 244122
wst04-VHDL20_DWEH_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:14 245193
wst04-VHDL20_DWEH_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:15:16 245138
wst04-VHDL20_DWEH_250800-2603250800-omedes--0.pdf 25-Mar-2026 09:45:17 247000
wst04-VHDL20_DWEH_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:12 245701
wst04-VHDL20_DWEH_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:17 246081
wst04-VHDL20_DWEH_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:15:26 245512
wst04-VHDL20_DWEH_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:12 243198
wst04-VHDL20_DWEI_240800_COR-2603240800-omedes-..> 24-Mar-2026 13:36:26 346721
wst04-VHDL20_DWEI_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:12 345931
wst04-VHDL20_DWEI_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:14 346638
wst04-VHDL20_DWEI_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:15:16 346793
wst04-VHDL20_DWEI_250800-2603250800-omedes--0.pdf 25-Mar-2026 09:45:17 352805
wst04-VHDL20_DWEI_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:12 349990
wst04-VHDL20_DWEI_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:17 349780
wst04-VHDL20_DWEI_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:15:26 349786
wst04-VHDL20_DWEI_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:16 348580
wst04-VHDL20_DWHG_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:18 350319
wst04-VHDL20_DWHG_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:22 350937
wst04-VHDL20_DWHG_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:00:12 350942
wst04-VHDL20_DWHG_250800-2603250800-omedes--0.pdf 25-Mar-2026 09:45:27 351958
wst04-VHDL20_DWHG_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:22 349581
wst04-VHDL20_DWHG_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:20 351104
wst04-VHDL20_DWHG_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:00:12 351256
wst04-VHDL20_DWHG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:28 343773
wst04-VHDL20_DWHH_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:23 335152
wst04-VHDL20_DWHH_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:18 335728
wst04-VHDL20_DWHH_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:00:12 335717
wst04-VHDL20_DWHH_250800-2603250800-omedes--0.pdf 25-Mar-2026 09:45:27 337074
wst04-VHDL20_DWHH_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:22 335476
wst04-VHDL20_DWHH_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:20 336195
wst04-VHDL20_DWHH_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:00:12 336319
wst04-VHDL20_DWHH_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:28 328942
wst04-VHDL20_DWLG_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:23 327666
wst04-VHDL20_DWLG_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:22 328150
wst04-VHDL20_DWLG_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:00:41 327632
wst04-VHDL20_DWLG_250800-2603250800-omedes--0.pdf 25-Mar-2026 09:45:31 334234
wst04-VHDL20_DWLG_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:26 334018
wst04-VHDL20_DWLG_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:22 334048
wst04-VHDL20_DWLG_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:00:42 334005
wst04-VHDL20_DWLG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:32 321181
wst04-VHDL20_DWLH_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:27 336121
wst04-VHDL20_DWLH_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:27 336284
wst04-VHDL20_DWLH_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:00:41 336201
wst04-VHDL20_DWLH_250800-2603250800-omedes--0.pdf 25-Mar-2026 09:45:27 336781
wst04-VHDL20_DWLH_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:26 336790
wst04-VHDL20_DWLH_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:22 336687
wst04-VHDL20_DWLH_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:00:42 336652
wst04-VHDL20_DWLH_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:26 333426
wst04-VHDL20_DWLI_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:23 332890
wst04-VHDL20_DWLI_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:22 332584
wst04-VHDL20_DWLI_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:00:41 332617
wst04-VHDL20_DWLI_250800-2603250800-omedes--0.pdf 25-Mar-2026 09:45:31 338901
wst04-VHDL20_DWLI_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:22 338397
wst04-VHDL20_DWLI_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:28 338566
wst04-VHDL20_DWLI_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:00:42 338578
wst04-VHDL20_DWLI_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:32 329052
wst04-VHDL20_DWMG_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:16 531629
wst04-VHDL20_DWMG_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:18 532179
wst04-VHDL20_DWMG_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:15:27 532012
wst04-VHDL20_DWMG_250800-2603250800-omedes--0.pdf 25-Mar-2026 09:45:21 553240
wst04-VHDL20_DWMG_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:16 552228
wst04-VHDL20_DWMG_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:17 552740
wst04-VHDL20_DWMG_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:15:22 552383
wst04-VHDL20_DWMG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:22 536001
wst04-VHDL20_DWMO_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:16 433757
wst04-VHDL20_DWMO_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:18 435429
wst04-VHDL20_DWMO_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:15:22 436154
wst04-VHDL20_DWMO_250800-2603250800-omedes--0.pdf 25-Mar-2026 09:45:21 447880
wst04-VHDL20_DWMO_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:16 446786
wst04-VHDL20_DWMO_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:12 447276
wst04-VHDL20_DWMO_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:15:16 447634
wst04-VHDL20_DWMO_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:22 435856
wst04-VHDL20_DWMP_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:16 534746
wst04-VHDL20_DWMP_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:18 534792
wst04-VHDL20_DWMP_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:15:22 535872
wst04-VHDL20_DWMP_250800-2603250800-omedes--0.pdf 25-Mar-2026 09:45:21 556610
wst04-VHDL20_DWMP_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:16 554753
wst04-VHDL20_DWMP_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:17 553914
wst04-VHDL20_DWMP_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:15:22 555266
wst04-VHDL20_DWMP_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:22 548376
wst04-VHDL20_DWPG_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:25 352334
wst04-VHDL20_DWPG_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:27 352165
wst04-VHDL20_DWPG_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:00:31 352619
wst04-VHDL20_DWPG_250800-2603250800-omedes--0.pdf 25-Mar-2026 09:45:31 399609
wst04-VHDL20_DWPG_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:26 354419
wst04-VHDL20_DWPG_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:28 353978
wst04-VHDL20_DWPG_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:00:32 353731
wst04-VHDL20_DWPG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:32 382976
wst04-VHDL20_DWPH_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:23 292581
wst04-VHDL20_DWPH_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:22 247463
wst04-VHDL20_DWPH_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:00:31 248444
wst04-VHDL20_DWPH_250800-2603250800-omedes--0.pdf 25-Mar-2026 09:45:27 293385
wst04-VHDL20_DWPH_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:22 293244
wst04-VHDL20_DWPH_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:22 248290
wst04-VHDL20_DWPH_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:00:32 248396
wst04-VHDL20_DWPH_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:26 283990
wst04-VHDL20_DWSG_241300-2603241300-omedes--0.pdf 24-Mar-2026 14:45:13 342240
wst04-VHDL20_DWSG_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:12 342293
wst04-VHDL20_DWSG_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:14 341817
wst04-VHDL20_DWSG_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:15:12 342361
wst04-VHDL20_DWSG_250800-2603250800-omedes--0.pdf 25-Mar-2026 09:45:11 347113
wst04-VHDL20_DWSG_251300-2603251300-omedes--0.pdf 25-Mar-2026 14:45:15 346868
wst04-VHDL20_DWSG_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:12 344977
wst04-VHDL20_DWSG_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:12 345811
wst04-VHDL20_DWSG_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:15:12 346312
wst04-VHDL20_DWSG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:12 338565