Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_260600 26-Mar-2026 15:57:05 4721
FPDL13_DWMZ_270600 27-Mar-2026 13:49:20 6414
SXDL31_DWAV_260800 26-Mar-2026 08:53:15 9088
SXDL31_DWAV_261800 26-Mar-2026 17:52:49 5334
SXDL31_DWAV_270800 27-Mar-2026 07:47:50 12739
SXDL31_DWAV_271800 27-Mar-2026 17:40:44 6466
SXDL31_DWAV_280800 28-Mar-2026 07:46:05 14739
SXDL31_DWAV_LATEST 28-Mar-2026 07:46:05 14739
SXDL33_DWAV_260000 26-Mar-2026 10:48:40 7917
SXDL33_DWAV_270000 27-Mar-2026 09:55:58 8611
SXDL33_DWAV_LATEST 27-Mar-2026 09:55:58 8611
ber01-FWDL39_DWMS_261230-2603261230-dsw--0-ia5 26-Mar-2026 12:35:37 1685
ber01-FWDL39_DWMS_271230-2603271230-dsw--0-ia5 27-Mar-2026 12:55:32 1508
ber01-VHDL13_DWEH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:28:16 3108
ber01-VHDL13_DWEH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:28:12 2404
ber01-VHDL13_DWEH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:28:11 2746
ber01-VHDL13_DWEH_270400-2603270400-dsw--0-ia5 27-Mar-2026 05:58:17 2951
ber01-VHDL13_DWEH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:28:16 3058
ber01-VHDL13_DWEH_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:28:16 3052
ber01-VHDL13_DWEH_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:28:13 3425
ber01-VHDL13_DWEH_280400-2603280400-dsw--0-ia5 28-Mar-2026 05:58:16 3582
ber01-VHDL13_DWHG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:11 3949
ber01-VHDL13_DWHG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:07 2911
ber01-VHDL13_DWHG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:07 2539
ber01-VHDL13_DWHG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2537
ber01-VHDL13_DWHG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:07 3247
ber01-VHDL13_DWHG_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:30:09 3237
ber01-VHDL13_DWHG_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:30:07 3462
ber01-VHDL13_DWHG_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:12 3351
ber01-VHDL13_DWHH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:11 4066
ber01-VHDL13_DWHH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:07 2936
ber01-VHDL13_DWHH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:07 2422
ber01-VHDL13_DWHH_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2420
ber01-VHDL13_DWHH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:07 2792
ber01-VHDL13_DWHH_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:30:09 2487
ber01-VHDL13_DWHH_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:30:07 2864
ber01-VHDL13_DWHH_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:12 2728
ber01-VHDL13_DWLG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3416
ber01-VHDL13_DWLG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 3034
ber01-VHDL13_DWLG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 2899
ber01-VHDL13_DWLG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2836
ber01-VHDL13_DWLG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 3175
ber01-VHDL13_DWLG_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:30:09 2949
ber01-VHDL13_DWLG_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:30:07 3112
ber01-VHDL13_DWLG_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:06 3214
ber01-VHDL13_DWLH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3173
ber01-VHDL13_DWLH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 3085
ber01-VHDL13_DWLH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 3127
ber01-VHDL13_DWLH_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 3094
ber01-VHDL13_DWLH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 3045
ber01-VHDL13_DWLH_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:30:09 2794
ber01-VHDL13_DWLH_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:30:07 3043
ber01-VHDL13_DWLH_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:06 3116
ber01-VHDL13_DWLI_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3295
ber01-VHDL13_DWLI_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 3012
ber01-VHDL13_DWLI_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 2929
ber01-VHDL13_DWLI_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2867
ber01-VHDL13_DWLI_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 2832
ber01-VHDL13_DWLI_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:30:09 2609
ber01-VHDL13_DWLI_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:30:07 2753
ber01-VHDL13_DWLI_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:06 2826
ber01-VHDL13_DWMG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3643
ber01-VHDL13_DWMG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 2970
ber01-VHDL13_DWMG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 3251
ber01-VHDL13_DWMG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 3173
ber01-VHDL13_DWMG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 3348
ber01-VHDL13_DWMG_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:30:09 3047
ber01-VHDL13_DWMG_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:30:03 3538
ber01-VHDL13_DWMG_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:02 3440
ber01-VHDL13_DWMO_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3154
ber01-VHDL13_DWMO_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 2511
ber01-VHDL13_DWMO_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 2912
ber01-VHDL13_DWMO_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:02 2754
ber01-VHDL13_DWMO_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 3006
ber01-VHDL13_DWMO_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:30:09 2923
ber01-VHDL13_DWMO_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:30:03 3374
ber01-VHDL13_DWMO_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:02 3373
ber01-VHDL13_DWMP_260800_COR-2603260800-dsw--0-ia5 26-Mar-2026 15:17:26 3521
ber01-VHDL13_DWMP_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 2748
ber01-VHDL13_DWMP_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 3041
ber01-VHDL13_DWMP_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:02 2949
ber01-VHDL13_DWMP_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 3233
ber01-VHDL13_DWMP_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:30:09 2941
ber01-VHDL13_DWMP_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:30:03 3698
ber01-VHDL13_DWMP_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:02 3377
ber01-VHDL13_DWOG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 4856
ber01-VHDL13_DWOG_261700-2603261700-dsw--0-ia5 26-Mar-2026 19:00:01 3676
ber01-VHDL13_DWOG_270300-2603270300-dsw--0-ia5 27-Mar-2026 04:00:01 4035
ber01-VHDL13_DWOG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 4042
ber01-VHDL13_DWOG_271700-2603271700-dsw--0-ia5 27-Mar-2026 19:00:02 4011
ber01-VHDL13_DWOG_280300-2603280300-dsw--0-ia5 28-Mar-2026 04:00:02 4211
ber01-VHDL13_DWOH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:28:16 3185
ber01-VHDL13_DWOH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:28:16 2502
ber01-VHDL13_DWOH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:28:11 2773
ber01-VHDL13_DWOH_270400-2603270400-dsw--0-ia5 27-Mar-2026 05:58:11 2842
ber01-VHDL13_DWOH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:28:12 2770
ber01-VHDL13_DWOH_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:28:16 2876
ber01-VHDL13_DWOH_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:28:13 3158
ber01-VHDL13_DWOH_280400-2603280400-dsw--0-ia5 28-Mar-2026 05:58:12 3434
ber01-VHDL13_DWOI_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:28:12 3145
ber01-VHDL13_DWOI_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:28:16 2468
ber01-VHDL13_DWOI_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:28:16 2617
ber01-VHDL13_DWOI_270400-2603270400-dsw--0-ia5 27-Mar-2026 05:58:11 2748
ber01-VHDL13_DWOI_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:28:16 2883
ber01-VHDL13_DWOI_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:28:11 3000
ber01-VHDL13_DWOI_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:28:17 3322
ber01-VHDL13_DWOI_280400-2603280400-dsw--0-ia5 28-Mar-2026 05:58:16 3527
ber01-VHDL13_DWON_260914-2603260914-dsw--0-ia5 26-Mar-2026 09:14:27 4583
ber01-VHDL13_DWON_260941-2603260941-dsw--0-ia5 26-Mar-2026 09:41:47 4583
ber01-VHDL13_DWON_261531-2603261531-dsw--0-ia5 26-Mar-2026 15:31:16 3997
ber01-VHDL13_DWON_261801-2603261801-dsw--0-ia5 26-Mar-2026 18:01:46 3326
ber01-VHDL13_DWON_270141-2603270141-dsw--0-ia5 27-Mar-2026 01:41:51 3524
ber01-VHDL13_DWON_270219-2603270219-dsw--0-ia5 27-Mar-2026 02:19:47 3524
ber01-VHDL13_DWON_270347-2603270347-dsw--0-ia5 27-Mar-2026 03:47:11 3528
ber01-VHDL13_DWON_270629-2603270629-dsw--0-ia5 27-Mar-2026 06:29:11 3721
ber01-VHDL13_DWON_270652-2603270652-dsw--0-ia5 27-Mar-2026 06:52:16 3724
ber01-VHDL13_DWON_270848-2603270848-dsw--0-ia5 27-Mar-2026 08:48:21 3604
ber01-VHDL13_DWON_271511-2603271511-dsw--0-ia5 27-Mar-2026 15:11:08 3214
ber01-VHDL13_DWON_271745-2603271745-dsw--0-ia5 27-Mar-2026 17:45:16 3414
ber01-VHDL13_DWON_280201-2603280201-dsw--0-ia5 28-Mar-2026 02:01:26 3227
ber01-VHDL13_DWON_280341-2603280341-dsw--0-ia5 28-Mar-2026 03:41:26 3227
ber01-VHDL13_DWON_280349-2603280349-dsw--0-ia5 28-Mar-2026 03:49:47 3227
ber01-VHDL13_DWON_280631-2603280631-dsw--0-ia5 28-Mar-2026 06:31:55 3139
ber01-VHDL13_DWPG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3008
ber01-VHDL13_DWPG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 2562
ber01-VHDL13_DWPG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 2737
ber01-VHDL13_DWPG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2507
ber01-VHDL13_DWPG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 3017
ber01-VHDL13_DWPG_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:30:09 2654
ber01-VHDL13_DWPG_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:30:07 2965
ber01-VHDL13_DWPG_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:06 2946
ber01-VHDL13_DWPH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3455
ber01-VHDL13_DWPH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 2655
ber01-VHDL13_DWPH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 2765
ber01-VHDL13_DWPH_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2590
ber01-VHDL13_DWPH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 3069
ber01-VHDL13_DWPH_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:30:09 2669
ber01-VHDL13_DWPH_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:30:07 2960
ber01-VHDL13_DWPH_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:06 2916
ber01-VHDL13_DWSG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3298
ber01-VHDL13_DWSG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 2507
ber01-VHDL13_DWSG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 2765
ber01-VHDL13_DWSG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2715
ber01-VHDL13_DWSG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 2770
ber01-VHDL13_DWSG_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:30:09 3005
ber01-VHDL13_DWSG_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:30:03 3159
ber01-VHDL13_DWSG_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:12 3213
ber01-VHDL17_DWOG_261200-2603261200-dsw--0-ia5 26-Mar-2026 12:41:37 3390
ber01-VHDL17_DWOG_271200-2603271200-dsw--0-ia5 27-Mar-2026 11:48:22 2365
swis2-VHDL20_DWEG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 3798
swis2-VHDL20_DWEG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 2895
swis2-VHDL20_DWEG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:02 3119
swis2-VHDL20_DWEG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:15:02 3230
swis2-VHDL20_DWEG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3370
swis2-VHDL20_DWEG_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:45:06 3319
swis2-VHDL20_DWEG_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:45:06 3540
swis2-VHDL20_DWEG_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:15:06 3914
swis2-VHDL20_DWEH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:06 3736
swis2-VHDL20_DWEH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 2819
swis2-VHDL20_DWEH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:02 3131
swis2-VHDL20_DWEH_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:15:02 3324
swis2-VHDL20_DWEH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3656
swis2-VHDL20_DWEH_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:45:06 3478
swis2-VHDL20_DWEH_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:45:06 3811
swis2-VHDL20_DWEH_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:15:06 4075
swis2-VHDL20_DWEI_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:06 3816
swis2-VHDL20_DWEI_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 2886
swis2-VHDL20_DWEI_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:02 2979
swis2-VHDL20_DWEI_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:15:02 3178
swis2-VHDL20_DWEI_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3541
swis2-VHDL20_DWEI_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:45:06 3470
swis2-VHDL20_DWEI_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:45:06 3729
swis2-VHDL20_DWEI_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:15:06 4038
swis2-VHDL20_DWHG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 4926
swis2-VHDL20_DWHG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:06 3094
swis2-VHDL20_DWHG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:02 2725
swis2-VHDL20_DWHG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2720
swis2-VHDL20_DWHG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:06 3932
swis2-VHDL20_DWHG_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:45:06 3420
swis2-VHDL20_DWHG_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:45:01 3648
swis2-VHDL20_DWHG_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:12 3534
swis2-VHDL20_DWHH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 4859
swis2-VHDL20_DWHH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:06 3122
swis2-VHDL20_DWHH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:02 2608
swis2-VHDL20_DWHH_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2606
swis2-VHDL20_DWHH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:06 3394
swis2-VHDL20_DWHH_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:45:06 2673
swis2-VHDL20_DWHH_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:45:01 3050
swis2-VHDL20_DWHH_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:12 2914
swis2-VHDL20_DWLG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 4028
swis2-VHDL20_DWLG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 3501
swis2-VHDL20_DWLG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:06 3366
swis2-VHDL20_DWLG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:12 3177
swis2-VHDL20_DWLG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3751
swis2-VHDL20_DWLG_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:45:02 3290
swis2-VHDL20_DWLG_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:45:06 3453
swis2-VHDL20_DWLG_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:16 3645
swis2-VHDL20_DWLH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 3793
swis2-VHDL20_DWLH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 3556
swis2-VHDL20_DWLH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:06 3598
swis2-VHDL20_DWLH_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:12 3442
swis2-VHDL20_DWLH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3628
swis2-VHDL20_DWLH_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:45:02 3142
swis2-VHDL20_DWLH_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:45:06 3391
swis2-VHDL20_DWLH_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:16 3550
swis2-VHDL20_DWLI_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 3909
swis2-VHDL20_DWLI_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 3482
swis2-VHDL20_DWLI_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:06 3399
swis2-VHDL20_DWLI_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:12 3210
swis2-VHDL20_DWLI_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3409
swis2-VHDL20_DWLI_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:45:02 2952
swis2-VHDL20_DWLI_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:45:06 3096
swis2-VHDL20_DWLI_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:16 3259
swis2-VHDL20_DWMG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:06 4339
swis2-VHDL20_DWMG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 3453
swis2-VHDL20_DWMG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:02 3736
swis2-VHDL20_DWMG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:15:06 3605
swis2-VHDL20_DWMG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 4035
swis2-VHDL20_DWMG_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:45:02 3483
swis2-VHDL20_DWMG_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:45:04 4031
swis2-VHDL20_DWMG_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:15:06 3912
swis2-VHDL20_DWMO_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:06 3793
swis2-VHDL20_DWMO_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 2935
swis2-VHDL20_DWMO_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:02 3338
swis2-VHDL20_DWMO_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:15:06 3183
swis2-VHDL20_DWMO_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3677
swis2-VHDL20_DWMO_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:45:02 3353
swis2-VHDL20_DWMO_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:45:04 3810
swis2-VHDL20_DWMO_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:15:06 3836
swis2-VHDL20_DWMP_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:06 4221
swis2-VHDL20_DWMP_260800_COR-2603260800-dsw--0-ia5 26-Mar-2026 15:17:26 4225
swis2-VHDL20_DWMP_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 3222
swis2-VHDL20_DWMP_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:06 3526
swis2-VHDL20_DWMP_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:15:06 3384
swis2-VHDL20_DWMP_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3883
swis2-VHDL20_DWMP_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:45:02 3364
swis2-VHDL20_DWMP_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:45:04 4143
swis2-VHDL20_DWMP_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:15:06 3807
swis2-VHDL20_DWPG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 3614
swis2-VHDL20_DWPG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 3168
swis2-VHDL20_DWPG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:06 3213
swis2-VHDL20_DWPG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:12 2833
swis2-VHDL20_DWPG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3593
swis2-VHDL20_DWPG_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:45:02 3230
swis2-VHDL20_DWPG_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:45:06 3294
swis2-VHDL20_DWPG_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:16 3374
swis2-VHDL20_DWPH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 4064
swis2-VHDL20_DWPH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 3264
swis2-VHDL20_DWPH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:06 3243
swis2-VHDL20_DWPH_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:12 2918
swis2-VHDL20_DWPH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3625
swis2-VHDL20_DWPH_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:45:02 3225
swis2-VHDL20_DWPH_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:45:06 3288
swis2-VHDL20_DWPH_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:00:16 3301
swis2-VHDL20_DWSG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 3986
swis2-VHDL20_DWSG_261300-2603261300-dsw--0-ia5 26-Mar-2026 14:45:02 3842
swis2-VHDL20_DWSG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 2972
swis2-VHDL20_DWSG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:02 3226
swis2-VHDL20_DWSG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:15:02 3124
swis2-VHDL20_DWSG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:06 3380
swis2-VHDL20_DWSG_271300-2603271300-dsw--0-ia5 27-Mar-2026 14:45:05 3446
swis2-VHDL20_DWSG_271800-2603271800-dsw--0-ia5 27-Mar-2026 19:45:02 3417
swis2-VHDL20_DWSG_280200-2603280200-dsw--0-ia5 28-Mar-2026 03:45:01 3578
swis2-VHDL20_DWSG_280400-2603280400-dsw--0-ia5 28-Mar-2026 06:15:06 3725
wst04-VHDL20_DWEG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:12 245075
wst04-VHDL20_DWEG_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:12 242576
wst04-VHDL20_DWEG_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:12 244020
wst04-VHDL20_DWEG_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:15:12 243483
wst04-VHDL20_DWEG_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:12 247404
wst04-VHDL20_DWEG_271800-2603271800-omedes--0.pdf 27-Mar-2026 19:45:12 245852
wst04-VHDL20_DWEG_280200-2603280200-omedes--0.pdf 28-Mar-2026 03:45:16 247160
wst04-VHDL20_DWEG_280400-2603280400-omedes--0.pdf 28-Mar-2026 06:15:12 247787
wst04-VHDL20_DWEH_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:12 243198
wst04-VHDL20_DWEH_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:12 241203
wst04-VHDL20_DWEH_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:16 243278
wst04-VHDL20_DWEH_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:15:16 242859
wst04-VHDL20_DWEH_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:12 243374
wst04-VHDL20_DWEH_271800-2603271800-omedes--0.pdf 27-Mar-2026 19:45:12 242859
wst04-VHDL20_DWEH_280200-2603280200-omedes--0.pdf 28-Mar-2026 03:45:16 244124
wst04-VHDL20_DWEH_280400-2603280400-omedes--0.pdf 28-Mar-2026 06:15:16 243392
wst04-VHDL20_DWEI_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:16 348580
wst04-VHDL20_DWEI_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:12 347162
wst04-VHDL20_DWEI_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:22 348013
wst04-VHDL20_DWEI_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:15:22 347891
wst04-VHDL20_DWEI_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:18 351819
wst04-VHDL20_DWEI_271800-2603271800-omedes--0.pdf 27-Mar-2026 19:45:17 351003
wst04-VHDL20_DWEI_280200-2603280200-omedes--0.pdf 28-Mar-2026 03:45:22 351856
wst04-VHDL20_DWEI_280400-2603280400-omedes--0.pdf 28-Mar-2026 06:15:16 351473
wst04-VHDL20_DWHG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:28 343773
wst04-VHDL20_DWHG_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:22 339884
wst04-VHDL20_DWHG_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:16 339337
wst04-VHDL20_DWHG_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:00:12 339327
wst04-VHDL20_DWHG_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:22 351142
wst04-VHDL20_DWHG_271800-2603271800-omedes--0.pdf 27-Mar-2026 19:45:21 349896
wst04-VHDL20_DWHG_280200-2603280200-omedes--0.pdf 28-Mar-2026 03:45:22 350205
wst04-VHDL20_DWHG_280400-2603280400-omedes--0.pdf 28-Mar-2026 06:00:12 349930
wst04-VHDL20_DWHH_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:28 328942
wst04-VHDL20_DWHH_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:16 325636
wst04-VHDL20_DWHH_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:16 325025
wst04-VHDL20_DWHH_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:00:12 325025
wst04-VHDL20_DWHH_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:26 332853
wst04-VHDL20_DWHH_271800-2603271800-omedes--0.pdf 27-Mar-2026 19:45:21 330753
wst04-VHDL20_DWHH_280200-2603280200-omedes--0.pdf 28-Mar-2026 03:45:18 332089
wst04-VHDL20_DWHH_280400-2603280400-omedes--0.pdf 28-Mar-2026 06:00:12 331309
wst04-VHDL20_DWLG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:32 321181
wst04-VHDL20_DWLG_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:22 321109
wst04-VHDL20_DWLG_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:22 320733
wst04-VHDL20_DWLG_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:00:42 320149
wst04-VHDL20_DWLG_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:32 323372
wst04-VHDL20_DWLG_271800-2603271800-omedes--0.pdf 27-Mar-2026 19:45:21 322054
wst04-VHDL20_DWLG_280200-2603280200-omedes--0.pdf 28-Mar-2026 03:45:22 322748
wst04-VHDL20_DWLG_280400-2603280400-omedes--0.pdf 28-Mar-2026 06:00:42 322836
wst04-VHDL20_DWLH_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:26 333426
wst04-VHDL20_DWLH_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:22 332386
wst04-VHDL20_DWLH_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:26 332910
wst04-VHDL20_DWLH_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:00:42 332011
wst04-VHDL20_DWLH_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:26 338412
wst04-VHDL20_DWLH_271800-2603271800-omedes--0.pdf 27-Mar-2026 19:45:21 337824
wst04-VHDL20_DWLH_280200-2603280200-omedes--0.pdf 28-Mar-2026 03:45:26 338239
wst04-VHDL20_DWLH_280400-2603280400-omedes--0.pdf 28-Mar-2026 06:00:42 338066
wst04-VHDL20_DWLI_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:32 329052
wst04-VHDL20_DWLI_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:26 328709
wst04-VHDL20_DWLI_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:22 328931
wst04-VHDL20_DWLI_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:00:42 327749
wst04-VHDL20_DWLI_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:32 333864
wst04-VHDL20_DWLI_271800-2603271800-omedes--0.pdf 27-Mar-2026 19:45:27 333419
wst04-VHDL20_DWLI_280200-2603280200-omedes--0.pdf 28-Mar-2026 03:45:26 333536
wst04-VHDL20_DWLI_280400-2603280400-omedes--0.pdf 28-Mar-2026 06:00:42 333372
wst04-VHDL20_DWMG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:22 536001
wst04-VHDL20_DWMG_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:16 534315
wst04-VHDL20_DWMG_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:16 534268
wst04-VHDL20_DWMG_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:15:22 533972
wst04-VHDL20_DWMG_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:22 530417
wst04-VHDL20_DWMG_271800-2603271800-omedes--0.pdf 27-Mar-2026 19:45:17 528747
wst04-VHDL20_DWMG_280200-2603280200-omedes--0.pdf 28-Mar-2026 03:45:16 530355
wst04-VHDL20_DWMG_280400-2603280400-omedes--0.pdf 28-Mar-2026 06:15:22 530527
wst04-VHDL20_DWMO_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:22 435856
wst04-VHDL20_DWMO_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:16 433704
wst04-VHDL20_DWMO_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:12 434183
wst04-VHDL20_DWMO_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:15:22 434632
wst04-VHDL20_DWMO_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:22 436952
wst04-VHDL20_DWMO_271800-2603271800-omedes--0.pdf 27-Mar-2026 19:45:17 435848
wst04-VHDL20_DWMO_280200-2603280200-omedes--0.pdf 28-Mar-2026 03:45:12 436718
wst04-VHDL20_DWMO_280400-2603280400-omedes--0.pdf 28-Mar-2026 06:15:22 437524
wst04-VHDL20_DWMP_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:22 548376
wst04-VHDL20_DWMP_260800_COR-2603260800-omedes-..> 26-Mar-2026 15:17:36 548376
wst04-VHDL20_DWMP_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:16 545755
wst04-VHDL20_DWMP_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:12 544791
wst04-VHDL20_DWMP_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:15:22 545786
wst04-VHDL20_DWMP_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:22 532661
wst04-VHDL20_DWMP_271800-2603271800-omedes--0.pdf 27-Mar-2026 19:45:17 531315
wst04-VHDL20_DWMP_280200-2603280200-omedes--0.pdf 28-Mar-2026 03:45:12 531478
wst04-VHDL20_DWMP_280400-2603280400-omedes--0.pdf 28-Mar-2026 06:15:22 532558
wst04-VHDL20_DWPG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:32 382976
wst04-VHDL20_DWPG_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:26 338310
wst04-VHDL20_DWPG_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:26 338263
wst04-VHDL20_DWPG_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:00:32 337362
wst04-VHDL20_DWPG_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:32 394619
wst04-VHDL20_DWPG_271800-2603271800-omedes--0.pdf 27-Mar-2026 19:45:27 349017
wst04-VHDL20_DWPG_280200-2603280200-omedes--0.pdf 28-Mar-2026 03:45:26 348625
wst04-VHDL20_DWPG_280400-2603280400-omedes--0.pdf 28-Mar-2026 06:00:32 348613
wst04-VHDL20_DWPH_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:26 283990
wst04-VHDL20_DWPH_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:22 281644
wst04-VHDL20_DWPH_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:22 237082
wst04-VHDL20_DWPH_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:00:32 236280
wst04-VHDL20_DWPH_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:26 295531
wst04-VHDL20_DWPH_271800-2603271800-omedes--0.pdf 27-Mar-2026 19:45:21 294761
wst04-VHDL20_DWPH_280200-2603280200-omedes--0.pdf 28-Mar-2026 03:45:22 250001
wst04-VHDL20_DWPH_280400-2603280400-omedes--0.pdf 28-Mar-2026 06:00:32 249844
wst04-VHDL20_DWSG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:12 338565
wst04-VHDL20_DWSG_261300-2603261300-omedes--0.pdf 26-Mar-2026 14:45:20 338295
wst04-VHDL20_DWSG_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:12 336368
wst04-VHDL20_DWSG_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:18 336623
wst04-VHDL20_DWSG_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:15:18 336799
wst04-VHDL20_DWSG_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:11 340276
wst04-VHDL20_DWSG_271300-2603271300-omedes--0.pdf 27-Mar-2026 14:45:22 340707
wst04-VHDL20_DWSG_271800-2603271800-omedes--0.pdf 27-Mar-2026 19:45:12 340686
wst04-VHDL20_DWSG_280200-2603280200-omedes--0.pdf 28-Mar-2026 03:45:12 340794
wst04-VHDL20_DWSG_280400-2603280400-omedes--0.pdf 28-Mar-2026 06:15:12 340915