Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_260600 26-Oct-2026 15:12:33 4607
FPDL13_DWMZ_270600 27-Oct-2026 15:49:45 6496
SXDL31_DWAV_260800 26-Oct-2026 08:20:49 6991
SXDL31_DWAV_261800 26-Oct-2026 17:59:36 4269
SXDL31_DWAV_270800 27-Oct-2026 08:11:20 12439
SXDL31_DWAV_271800 27-Oct-2026 16:56:24 6613
SXDL31_DWAV_LATEST 27-Oct-2026 16:56:24 6613
SXDL33_DWAV_260000 26-Oct-2026 10:18:54 7787
SXDL33_DWAV_270000 27-Oct-2026 10:53:07 4905
SXDL33_DWAV_LATEST 27-Oct-2026 10:53:07 4905
ber01-FWDL39_DWMS_261200-2610261200-dsw--0-ia5 26-Oct-2026 09:58:59 1355
ber01-FWDL39_DWMS_271200-2610271200-dsw--0-ia5 27-Oct-2026 11:38:24 1622
ber01-VHDL13_DWEG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:27 2635
ber01-VHDL13_DWEG_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:20 2823
ber01-VHDL13_DWEH_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:27 2918
ber01-VHDL13_DWEH_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:20 2998
ber01-VHDL13_DWEI_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:27 2636
ber01-VHDL13_DWEI_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:20 2873
ber01-VHDL13_DWHG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 3982
ber01-VHDL13_DWHG_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:09 3550
ber01-VHDL13_DWHH_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 4169
ber01-VHDL13_DWHH_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:09 3612
ber01-VHDL13_DWLG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 2471
ber01-VHDL13_DWLG_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:03 2342
ber01-VHDL13_DWLH_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 2618
ber01-VHDL13_DWLH_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:05 2458
ber01-VHDL13_DWLI_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 2372
ber01-VHDL13_DWLI_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:03 2336
ber01-VHDL13_DWMO_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:03 2816
ber01-VHDL13_DWMO_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:09 2974
ber01-VHDL13_DWMP_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:03 3070
ber01-VHDL13_DWMP_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:09 3191
ber01-VHDL13_DWOG_251700-2610251700-dsw--0-ia5 25-Oct-2026 19:00:05 3613
ber01-VHDL13_DWOG_260300-2610260300-dsw--0-ia5 26-Oct-2026 04:00:10 3903
ber01-VHDL13_DWOG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 3735
ber01-VHDL13_DWOG_261700-2610261700-dsw--0-ia5 26-Oct-2026 19:00:10 3110
ber01-VHDL13_DWOG_270300-2610270300-dsw--0-ia5 27-Oct-2026 04:00:07 3379
ber01-VHDL13_DWOG_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:03 3788
ber01-VHDL13_DWON_260352-2610260352-dsw--0-ia5 26-Oct-2026 03:53:07 3584
ber01-VHDL13_DWON_260605-2610260605-dsw--0-ia5 26-Oct-2026 06:05:43 3029
ber01-VHDL13_DWON_260618-2610260618-dsw--0-ia5 26-Oct-2026 06:18:44 3119
ber01-VHDL13_DWON_260703-2610260703-dsw--0-ia5 26-Oct-2026 07:03:24 3554
ber01-VHDL13_DWON_260837-2610260837-dsw--0-ia5 26-Oct-2026 08:38:07 3554
ber01-VHDL13_DWON_261226-2610261226-dsw--0-ia5 26-Oct-2026 12:27:04 3554
ber01-VHDL13_DWON_261532-2610261532-dsw--0-ia5 26-Oct-2026 15:32:17 3134
ber01-VHDL13_DWON_261842-2610261842-dsw--0-ia5 26-Oct-2026 18:42:27 3049
ber01-VHDL13_DWON_270205-2610270205-dsw--0-ia5 27-Oct-2026 02:05:58 3117
ber01-VHDL13_DWON_270342-2610270342-dsw--0-ia5 27-Oct-2026 03:42:22 3138
ber01-VHDL13_DWON_270523-2610270523-dsw--0-ia5 27-Oct-2026 05:23:48 3138
ber01-VHDL13_DWON_270623-2610270623-dsw--0-ia5 27-Oct-2026 06:23:59 3633
ber01-VHDL13_DWON_270920-2610270920-dsw--0-ia5 27-Oct-2026 09:20:43 3633
ber01-VHDL13_DWON_271514-2610271514-dsw--0-ia5 27-Oct-2026 15:15:17 3278
ber01-VHDL13_DWON_271755-2610271755-dsw--0-ia5 27-Oct-2026 17:55:44 3200
ber01-VHDL13_DWPG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 2237
ber01-VHDL13_DWPG_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:03 2219
ber01-VHDL13_DWPH_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 2530
ber01-VHDL13_DWPH_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:03 2341
ber01-VHDL13_DWSG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:05 2697
ber01-VHDL13_DWSG_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:09 3382
ber01-VHDL17_DWOG_261200-2610261200-dsw--0-ia5 26-Oct-2026 12:43:25 3147
ber01-VHDL17_DWOG_271200-2610271200-dsw--0-ia5 27-Oct-2026 12:31:06 2881
swis2-VHDL20_DWEG_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:30:05 1544
swis2-VHDL20_DWEG_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:11 1160
swis2-VHDL20_DWEG_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:01:03 1260
swis2-VHDL20_DWEG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 1686
swis2-VHDL20_DWEG_261800-2610261800-dsw--0-ia5 26-Oct-2026 19:30:04 1255
swis2-VHDL20_DWEG_270200-2610270200-dsw--0-ia5 27-Oct-2026 03:30:11 1201
swis2-VHDL20_DWEG_270400-2610270400-dsw--0-ia5 27-Oct-2026 06:01:00 1251
swis2-VHDL20_DWEG_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:03 1633
swis2-VHDL20_DWEH_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:30:05 1641
swis2-VHDL20_DWEH_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:11 1077
swis2-VHDL20_DWEH_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:01:03 1377
swis2-VHDL20_DWEH_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 1888
swis2-VHDL20_DWEH_261800-2610261800-dsw--0-ia5 26-Oct-2026 19:30:04 1364
swis2-VHDL20_DWEH_270200-2610270200-dsw--0-ia5 27-Oct-2026 03:30:11 1108
swis2-VHDL20_DWEH_270400-2610270400-dsw--0-ia5 27-Oct-2026 06:01:00 1451
swis2-VHDL20_DWEH_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:03 1762
swis2-VHDL20_DWEI_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:30:05 1559
swis2-VHDL20_DWEI_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:11 1207
swis2-VHDL20_DWEI_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:01:03 1325
swis2-VHDL20_DWEI_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 1737
swis2-VHDL20_DWEI_261800-2610261800-dsw--0-ia5 26-Oct-2026 19:30:04 1273
swis2-VHDL20_DWEI_270200-2610270200-dsw--0-ia5 27-Oct-2026 03:30:11 1239
swis2-VHDL20_DWEI_270400-2610270400-dsw--0-ia5 27-Oct-2026 06:01:00 1311
swis2-VHDL20_DWEI_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:03 1691
swis2-VHDL20_DWHG_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:45:14 2096
swis2-VHDL20_DWHG_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:13 1732
swis2-VHDL20_DWHG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 2180
swis2-VHDL20_DWHG_261800-2610261800-dsw--0-ia5 26-Oct-2026 19:45:07 1746
swis2-VHDL20_DWHG_270400-2610270400-dsw--0-ia5 27-Oct-2026 06:00:15 1503
swis2-VHDL20_DWHG_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:09 1937
swis2-VHDL20_DWHH_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:45:14 2349
swis2-VHDL20_DWHH_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:45:10 2490
swis2-VHDL20_DWHH_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:13 1869
swis2-VHDL20_DWHH_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 2255
swis2-VHDL20_DWHH_261800-2610261800-dsw--0-ia5 26-Oct-2026 19:45:07 1807
swis2-VHDL20_DWHH_270200-2610270200-dsw--0-ia5 27-Oct-2026 03:45:11 1624
swis2-VHDL20_DWHH_270400-2610270400-dsw--0-ia5 27-Oct-2026 06:00:15 1624
swis2-VHDL20_DWHH_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:09 1994
swis2-VHDL20_DWLG_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:31:20 1131
swis2-VHDL20_DWLG_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:29 1110
swis2-VHDL20_DWLG_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:13 1077
swis2-VHDL20_DWLG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:27 1320
swis2-VHDL20_DWLG_261800-2610261800-dsw--0-ia5 26-Oct-2026 19:31:20 898
swis2-VHDL20_DWLG_270200-2610270200-dsw--0-ia5 27-Oct-2026 03:30:36 812
swis2-VHDL20_DWLG_270400-2610270400-dsw--0-ia5 27-Oct-2026 06:00:15 959
swis2-VHDL20_DWLG_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:38 1197
swis2-VHDL20_DWLH_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:31:20 1480
swis2-VHDL20_DWLH_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:29 1261
swis2-VHDL20_DWLH_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:13 1224
swis2-VHDL20_DWLH_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:27 1471
swis2-VHDL20_DWLH_261800-2610261800-dsw--0-ia5 26-Oct-2026 19:31:20 981
swis2-VHDL20_DWLH_270200-2610270200-dsw--0-ia5 27-Oct-2026 03:30:36 890
swis2-VHDL20_DWLH_270400-2610270400-dsw--0-ia5 27-Oct-2026 06:00:15 1037
swis2-VHDL20_DWLH_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:38 1279
swis2-VHDL20_DWLI_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:31:20 1128
swis2-VHDL20_DWLI_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:29 1249
swis2-VHDL20_DWLI_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:13 1075
swis2-VHDL20_DWLI_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:27 1317
swis2-VHDL20_DWLI_261800-2610261800-dsw--0-ia5 26-Oct-2026 19:31:20 897
swis2-VHDL20_DWLI_270200-2610270200-dsw--0-ia5 27-Oct-2026 03:30:36 811
swis2-VHDL20_DWLI_270400-2610270400-dsw--0-ia5 27-Oct-2026 06:00:15 958
swis2-VHDL20_DWLI_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:38 1195
swis2-VHDL20_DWMO_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:30:07 1293
swis2-VHDL20_DWMO_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:11 1295
swis2-VHDL20_DWMO_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:09 1389
swis2-VHDL20_DWMO_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:03 1642
swis2-VHDL20_DWMO_261800-2610261800-dsw--0-ia5 26-Oct-2026 19:30:08 1452
swis2-VHDL20_DWMO_270200-2610270200-dsw--0-ia5 27-Oct-2026 03:30:11 1502
swis2-VHDL20_DWMO_270400-2610270400-dsw--0-ia5 27-Oct-2026 06:00:10 1477
swis2-VHDL20_DWMO_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:09 1740
swis2-VHDL20_DWMP_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:30:07 1599
swis2-VHDL20_DWMP_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:11 1481
swis2-VHDL20_DWMP_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:09 1606
swis2-VHDL20_DWMP_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:03 1812
swis2-VHDL20_DWMP_261800-2610261800-dsw--0-ia5 26-Oct-2026 19:30:08 1527
swis2-VHDL20_DWMP_270200-2610270200-dsw--0-ia5 27-Oct-2026 03:30:11 1499
swis2-VHDL20_DWMP_270400-2610270400-dsw--0-ia5 27-Oct-2026 06:00:10 1482
swis2-VHDL20_DWMP_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:09 1785
swis2-VHDL20_DWPG_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:31:20 1081
swis2-VHDL20_DWPG_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:29 1244
swis2-VHDL20_DWPG_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:13 1171
swis2-VHDL20_DWPG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:27 1422
swis2-VHDL20_DWPG_261800-2610261800-dsw--0-ia5 26-Oct-2026 19:31:20 919
swis2-VHDL20_DWPG_270200-2610270200-dsw--0-ia5 27-Oct-2026 03:30:36 833
swis2-VHDL20_DWPG_270400-2610270400-dsw--0-ia5 27-Oct-2026 06:00:15 980
swis2-VHDL20_DWPG_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:38 1226
swis2-VHDL20_DWPH_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:31:20 1279
swis2-VHDL20_DWPH_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:29 1300
swis2-VHDL20_DWPH_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:13 1282
swis2-VHDL20_DWPH_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:27 1540
swis2-VHDL20_DWPH_261800-2610261800-dsw--0-ia5 26-Oct-2026 19:31:20 926
swis2-VHDL20_DWPH_270200-2610270200-dsw--0-ia5 27-Oct-2026 03:30:36 840
swis2-VHDL20_DWPH_270400-2610270400-dsw--0-ia5 27-Oct-2026 06:00:15 987
swis2-VHDL20_DWPH_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:38 1240
swis2-VHDL20_DWSG_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:30:05 1482
swis2-VHDL20_DWSG_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:03 1109
swis2-VHDL20_DWSG_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:13 1071
swis2-VHDL20_DWSG_260400_COR-2610260400-dsw--0-ia5 26-Oct-2026 06:02:09 1171
swis2-VHDL20_DWSG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:05 1431
swis2-VHDL20_DWSG_261800-2610261800-dsw--0-ia5 26-Oct-2026 19:30:04 1313
swis2-VHDL20_DWSG_270200-2610270200-dsw--0-ia5 27-Oct-2026 03:30:03 1297
swis2-VHDL20_DWSG_270400-2610270400-dsw--0-ia5 27-Oct-2026 06:00:15 1436
swis2-VHDL20_DWSG_270800-2610270800-dsw--0-ia5 27-Oct-2026 09:30:09 1958
wst04-VHDL20_DWEG_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:30:26 239489
wst04-VHDL20_DWEG_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 239660
wst04-VHDL20_DWEG_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:13 239495
wst04-VHDL20_DWEG_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:27 240868
wst04-VHDL20_DWEG_261800-2610261800-omedes--0.pdf 26-Oct-2026 19:30:19 234249
wst04-VHDL20_DWEG_270200-2610270200-omedes--0.pdf 27-Oct-2026 03:30:19 234299
wst04-VHDL20_DWEG_270400-2610270400-omedes--0.pdf 27-Oct-2026 06:00:15 233402
wst04-VHDL20_DWEG_270800-2610270800-omedes--0.pdf 27-Oct-2026 09:30:20 234633
wst04-VHDL20_DWEH_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:30:26 234199
wst04-VHDL20_DWEH_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 234908
wst04-VHDL20_DWEH_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:13 234769
wst04-VHDL20_DWEH_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:27 235859
wst04-VHDL20_DWEH_261800-2610261800-omedes--0.pdf 26-Oct-2026 19:30:19 234218
wst04-VHDL20_DWEH_270200-2610270200-omedes--0.pdf 27-Oct-2026 03:30:17 234899
wst04-VHDL20_DWEH_270400-2610270400-omedes--0.pdf 27-Oct-2026 06:00:15 234263
wst04-VHDL20_DWEH_270800-2610270800-omedes--0.pdf 27-Oct-2026 09:30:20 235056
wst04-VHDL20_DWEI_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:30:26 342444
wst04-VHDL20_DWEI_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 341437
wst04-VHDL20_DWEI_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:13 341745
wst04-VHDL20_DWEI_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:27 343412
wst04-VHDL20_DWEI_261800-2610261800-omedes--0.pdf 26-Oct-2026 19:30:19 329346
wst04-VHDL20_DWEI_270200-2610270200-omedes--0.pdf 27-Oct-2026 03:30:19 329674
wst04-VHDL20_DWEI_270400-2610270400-omedes--0.pdf 27-Oct-2026 06:00:15 329224
wst04-VHDL20_DWEI_270800-2610270800-omedes--0.pdf 27-Oct-2026 09:30:20 330058
wst04-VHDL20_DWHG_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:45:16 330629
wst04-VHDL20_DWHG_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:45:15 330684
wst04-VHDL20_DWHG_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:19 329754
wst04-VHDL20_DWHG_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:48 331973
wst04-VHDL20_DWHG_261800-2610261800-omedes--0.pdf 26-Oct-2026 19:45:24 330497
wst04-VHDL20_DWHG_270200-2610270200-omedes--0.pdf 27-Oct-2026 03:45:13 329076
wst04-VHDL20_DWHG_270400-2610270400-omedes--0.pdf 27-Oct-2026 06:00:19 328878
wst04-VHDL20_DWHG_270800-2610270800-omedes--0.pdf 27-Oct-2026 09:30:38 331706
wst04-VHDL20_DWHH_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:45:16 323371
wst04-VHDL20_DWHH_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:45:15 324273
wst04-VHDL20_DWHH_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:19 225003
wst04-VHDL20_DWHH_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:48 323777
wst04-VHDL20_DWHH_261800-2610261800-omedes--0.pdf 26-Oct-2026 19:45:24 320673
wst04-VHDL20_DWHH_270200-2610270200-omedes--0.pdf 27-Oct-2026 03:45:13 320054
wst04-VHDL20_DWHH_270400-2610270400-omedes--0.pdf 27-Oct-2026 06:00:19 221935
wst04-VHDL20_DWHH_270800-2610270800-omedes--0.pdf 27-Oct-2026 09:30:38 321538
wst04-VHDL20_DWLG_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:31:37 326954
wst04-VHDL20_DWLG_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 326749
wst04-VHDL20_DWLG_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:43 326792
wst04-VHDL20_DWLG_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:51 328023
wst04-VHDL20_DWLG_261800-2610261800-omedes--0.pdf 26-Oct-2026 19:31:34 325843
wst04-VHDL20_DWLG_270200-2610270200-omedes--0.pdf 27-Oct-2026 03:30:36 325590
wst04-VHDL20_DWLG_270400-2610270400-omedes--0.pdf 27-Oct-2026 06:00:43 325993
wst04-VHDL20_DWLG_270800-2610270800-omedes--0.pdf 27-Oct-2026 09:30:49 327323
wst04-VHDL20_DWLH_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:31:31 326374
wst04-VHDL20_DWLH_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 324798
wst04-VHDL20_DWLH_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:43 324842
wst04-VHDL20_DWLH_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:51 326025
wst04-VHDL20_DWLH_261800-2610261800-omedes--0.pdf 26-Oct-2026 19:31:34 317758
wst04-VHDL20_DWLH_270200-2610270200-omedes--0.pdf 27-Oct-2026 03:30:36 317480
wst04-VHDL20_DWLH_270400-2610270400-omedes--0.pdf 27-Oct-2026 06:00:43 318342
wst04-VHDL20_DWLH_270800-2610270800-omedes--0.pdf 27-Oct-2026 09:30:49 319671
wst04-VHDL20_DWLI_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:31:37 328171
wst04-VHDL20_DWLI_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 328585
wst04-VHDL20_DWLI_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:43 328482
wst04-VHDL20_DWLI_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:51 374392
wst04-VHDL20_DWLI_261800-2610261800-omedes--0.pdf 26-Oct-2026 19:31:34 323936
wst04-VHDL20_DWLI_270200-2610270200-omedes--0.pdf 27-Oct-2026 03:30:36 323680
wst04-VHDL20_DWLI_270400-2610270400-omedes--0.pdf 27-Oct-2026 06:00:43 324057
wst04-VHDL20_DWLI_270800-2610270800-omedes--0.pdf 27-Oct-2026 09:30:49 369943
wst04-VHDL20_DWMO_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:30:26 453449
wst04-VHDL20_DWMO_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:26 452343
wst04-VHDL20_DWMO_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:19 453943
wst04-VHDL20_DWMO_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:27 453635
wst04-VHDL20_DWMO_261800-2610261800-omedes--0.pdf 26-Oct-2026 19:30:19 443364
wst04-VHDL20_DWMO_270200-2610270200-omedes--0.pdf 27-Oct-2026 03:30:17 443765
wst04-VHDL20_DWMO_270400-2610270400-omedes--0.pdf 27-Oct-2026 06:00:19 444749
wst04-VHDL20_DWMO_270800-2610270800-omedes--0.pdf 27-Oct-2026 09:30:38 444797
wst04-VHDL20_DWMP_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:30:26 566200
wst04-VHDL20_DWMP_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:26 563797
wst04-VHDL20_DWMP_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:19 565770
wst04-VHDL20_DWMP_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:27 566609
wst04-VHDL20_DWMP_261800-2610261800-omedes--0.pdf 26-Oct-2026 19:30:40 548802
wst04-VHDL20_DWMP_270200-2610270200-omedes--0.pdf 27-Oct-2026 03:30:19 547795
wst04-VHDL20_DWMP_270400-2610270400-omedes--0.pdf 27-Oct-2026 06:00:19 547792
wst04-VHDL20_DWMP_270800-2610270800-omedes--0.pdf 27-Oct-2026 09:30:38 549739
wst04-VHDL20_DWPG_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:31:31 335636
wst04-VHDL20_DWPG_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 238198
wst04-VHDL20_DWPG_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:33 335668
wst04-VHDL20_DWPG_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:51 381500
wst04-VHDL20_DWPG_261800-2610261800-omedes--0.pdf 26-Oct-2026 19:31:36 330104
wst04-VHDL20_DWPG_270200-2610270200-omedes--0.pdf 27-Oct-2026 03:30:36 234624
wst04-VHDL20_DWPG_270400-2610270400-omedes--0.pdf 27-Oct-2026 06:00:33 330301
wst04-VHDL20_DWPG_270800-2610270800-omedes--0.pdf 27-Oct-2026 09:30:49 376136
wst04-VHDL20_DWPH_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:31:31 236306
wst04-VHDL20_DWPH_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 235857
wst04-VHDL20_DWPH_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:33 235994
wst04-VHDL20_DWPH_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:51 236468
wst04-VHDL20_DWPH_261800-2610261800-omedes--0.pdf 26-Oct-2026 19:31:34 233017
wst04-VHDL20_DWPH_270200-2610270200-omedes--0.pdf 27-Oct-2026 03:30:36 232708
wst04-VHDL20_DWPH_270400-2610270400-omedes--0.pdf 27-Oct-2026 06:00:33 233164
wst04-VHDL20_DWPH_270800-2610270800-omedes--0.pdf 27-Oct-2026 09:30:49 233646
wst04-VHDL20_DWSG_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:30:26 340660
wst04-VHDL20_DWSG_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 339142
wst04-VHDL20_DWSG_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:13 338869
wst04-VHDL20_DWSG_260400_COR-2610260400-omedes-..> 26-Oct-2026 06:02:15 339530
wst04-VHDL20_DWSG_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:27 340437
wst04-VHDL20_DWSG_261800-2610261800-omedes--0.pdf 26-Oct-2026 19:30:15 332322
wst04-VHDL20_DWSG_270200-2610270200-omedes--0.pdf 27-Oct-2026 03:30:19 332133
wst04-VHDL20_DWSG_270400-2610270400-omedes--0.pdf 27-Oct-2026 06:00:15 332119
wst04-VHDL20_DWSG_270800-2610270800-omedes--0.pdf 27-Oct-2026 09:30:38 332370