Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_230600 23-Oct-2026 12:49:25 4441
FPDL13_DWMZ_240600 24-Oct-2026 14:21:39 6516
SXDL31_DWAV_230800 23-Oct-2026 08:27:04 14469
SXDL31_DWAV_231800 23-Oct-2026 15:56:40 14671
SXDL31_DWAV_240800 24-Oct-2026 08:01:39 8235
SXDL31_DWAV_241800 24-Oct-2026 16:55:30 10650
SXDL31_DWAV_LATEST 24-Oct-2026 16:55:30 10650
SXDL33_DWAV_230000 23-Oct-2026 09:24:10 7609
SXDL33_DWAV_240000 24-Oct-2026 10:31:51 5521
SXDL33_DWAV_LATEST 24-Oct-2026 10:31:51 5521
ber01-FWDL39_DWMS_231200-2610231200-dsw--0-ia5 23-Oct-2026 10:41:58 2470
ber01-FWDL39_DWMS_241200-2610241200-dsw--0-ia5 24-Oct-2026 10:40:11 1402
ber01-VHDL13_DWEG_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:13 3647
ber01-VHDL13_DWEG_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:14 3587
ber01-VHDL13_DWEH_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:13 4391
ber01-VHDL13_DWEH_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:14 3776
ber01-VHDL13_DWEI_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:13 3715
ber01-VHDL13_DWEI_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:14 3440
ber01-VHDL13_DWHG_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:11 4145
ber01-VHDL13_DWHG_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:10 4947
ber01-VHDL13_DWHH_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:11 3785
ber01-VHDL13_DWHH_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:10 4696
ber01-VHDL13_DWLG_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:03 3652
ber01-VHDL13_DWLG_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:04 3971
ber01-VHDL13_DWLH_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:03 3715
ber01-VHDL13_DWLH_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:04 3282
ber01-VHDL13_DWLI_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:03 3798
ber01-VHDL13_DWLI_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:04 3567
ber01-VHDL13_DWMO_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:03 3868
ber01-VHDL13_DWMO_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:10 3399
ber01-VHDL13_DWMP_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:03 4273
ber01-VHDL13_DWMP_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:10 4223
ber01-VHDL13_DWOG_230300-2610230300-dsw--0-ia5 23-Oct-2026 03:00:25 4903
ber01-VHDL13_DWOG_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:03 4608
ber01-VHDL13_DWOG_231700-2610231700-dsw--0-ia5 23-Oct-2026 18:00:17 5381
ber01-VHDL13_DWOG_240300-2610240300-dsw--0-ia5 24-Oct-2026 03:01:16 5413
ber01-VHDL13_DWOG_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:10 4853
ber01-VHDL13_DWOG_241700-2610241700-dsw--0-ia5 24-Oct-2026 18:00:04 4616
ber01-VHDL13_DWON_230136-2610230136-dsw--0-ia5 23-Oct-2026 01:36:28 3932
ber01-VHDL13_DWON_230248-2610230248-dsw--0-ia5 23-Oct-2026 02:49:51 3933
ber01-VHDL13_DWON_230517-2610230517-dsw--0-ia5 23-Oct-2026 05:17:39 4644
ber01-VHDL13_DWON_230607-2610230607-dsw--0-ia5 23-Oct-2026 06:07:14 4644
ber01-VHDL13_DWON_230824-2610230824-dsw--0-ia5 23-Oct-2026 08:24:24 4644
ber01-VHDL13_DWON_231459-2610231459-dsw--0-ia5 23-Oct-2026 15:00:00 3674
ber01-VHDL13_DWON_231607-2610231607-dsw--0-ia5 23-Oct-2026 16:07:23 3674
ber01-VHDL13_DWON_231728-2610231728-dsw--0-ia5 23-Oct-2026 17:28:23 3674
ber01-VHDL13_DWON_231812-2610231812-dsw--0-ia5 23-Oct-2026 18:13:03 3674
ber01-VHDL13_DWON_240151-2610240151-dsw--0-ia5 24-Oct-2026 01:51:45 3493
ber01-VHDL13_DWON_240257-2610240257-dsw--0-ia5 24-Oct-2026 02:59:11 3493
ber01-VHDL13_DWON_240527-2610240527-dsw--0-ia5 24-Oct-2026 05:27:34 3706
ber01-VHDL13_DWON_240557-2610240557-dsw--0-ia5 24-Oct-2026 05:57:18 4142
ber01-VHDL13_DWON_240824-2610240824-dsw--0-ia5 24-Oct-2026 08:24:44 4142
ber01-VHDL13_DWON_241439-2610241439-dsw--0-ia5 24-Oct-2026 14:40:07 3551
ber01-VHDL13_DWON_241734-2610241734-dsw--0-ia5 24-Oct-2026 17:34:40 3804
ber01-VHDL13_DWPG_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:03 2811
ber01-VHDL13_DWPG_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:04 2716
ber01-VHDL13_DWPH_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:03 3144
ber01-VHDL13_DWPH_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:04 3172
ber01-VHDL13_DWSG_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:07 5077
ber01-VHDL13_DWSG_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:10 3869
ber01-VHDL17_DWOG_231200-2610231200-dsw--0-ia5 23-Oct-2026 10:57:52 3048
ber01-VHDL17_DWOG_241200-2610241200-dsw--0-ia5 24-Oct-2026 11:14:00 3241
swis2-VHDL20_DWEG_230200-2610230200-dsw--0-ia5 23-Oct-2026 02:30:04 1813
swis2-VHDL20_DWEG_230400-2610230400-dsw--0-ia5 23-Oct-2026 05:01:23 1796
swis2-VHDL20_DWEG_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:07 2300
swis2-VHDL20_DWEG_231800-2610231800-dsw--0-ia5 23-Oct-2026 18:30:03 1838
swis2-VHDL20_DWEG_240200-2610240200-dsw--0-ia5 24-Oct-2026 02:30:08 1693
swis2-VHDL20_DWEG_240400-2610240400-dsw--0-ia5 24-Oct-2026 05:01:23 1695
swis2-VHDL20_DWEG_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:10 2162
swis2-VHDL20_DWEG_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:30:03 1846
swis2-VHDL20_DWEH_230200-2610230200-dsw--0-ia5 23-Oct-2026 02:30:04 1072
swis2-VHDL20_DWEH_230400-2610230400-dsw--0-ia5 23-Oct-2026 05:01:23 2658
swis2-VHDL20_DWEH_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:07 3092
swis2-VHDL20_DWEH_231800-2610231800-dsw--0-ia5 23-Oct-2026 18:30:03 2404
swis2-VHDL20_DWEH_240200-2610240200-dsw--0-ia5 24-Oct-2026 02:30:08 1073
swis2-VHDL20_DWEH_240400-2610240400-dsw--0-ia5 24-Oct-2026 05:01:23 2152
swis2-VHDL20_DWEH_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:10 2453
swis2-VHDL20_DWEH_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:30:03 2110
swis2-VHDL20_DWEI_230200-2610230200-dsw--0-ia5 23-Oct-2026 02:30:04 1868
swis2-VHDL20_DWEI_230400-2610230400-dsw--0-ia5 23-Oct-2026 05:01:23 2022
swis2-VHDL20_DWEI_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:07 2544
swis2-VHDL20_DWEI_231800-2610231800-dsw--0-ia5 23-Oct-2026 18:30:03 2055
swis2-VHDL20_DWEI_240200-2610240200-dsw--0-ia5 24-Oct-2026 02:30:08 1810
swis2-VHDL20_DWEI_240400-2610240400-dsw--0-ia5 24-Oct-2026 05:01:23 1865
swis2-VHDL20_DWEI_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:10 2099
swis2-VHDL20_DWEI_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:30:03 1838
swis2-VHDL20_DWHG_230400-2610230400-dsw--0-ia5 23-Oct-2026 05:00:19 2243
swis2-VHDL20_DWHG_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:11 3169
swis2-VHDL20_DWHG_231800-2610231800-dsw--0-ia5 23-Oct-2026 18:45:25 4304
swis2-VHDL20_DWHG_240400-2610240400-dsw--0-ia5 24-Oct-2026 05:00:18 2735
swis2-VHDL20_DWHG_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:10 3576
swis2-VHDL20_DWHG_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:45:12 2528
swis2-VHDL20_DWHH_230200-2610230200-dsw--0-ia5 23-Oct-2026 02:46:58 2200
swis2-VHDL20_DWHH_230400-2610230400-dsw--0-ia5 23-Oct-2026 05:00:19 2240
swis2-VHDL20_DWHH_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:11 2993
swis2-VHDL20_DWHH_231800-2610231800-dsw--0-ia5 23-Oct-2026 18:45:25 3826
swis2-VHDL20_DWHH_240200-2610240200-dsw--0-ia5 24-Oct-2026 02:46:12 2690
swis2-VHDL20_DWHH_240400-2610240400-dsw--0-ia5 24-Oct-2026 05:00:18 2721
swis2-VHDL20_DWHH_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:10 3634
swis2-VHDL20_DWHH_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:45:12 2600
swis2-VHDL20_DWLG_230200-2610230200-dsw--0-ia5 23-Oct-2026 02:30:34 1629
swis2-VHDL20_DWLG_230400-2610230400-dsw--0-ia5 23-Oct-2026 05:00:13 1682
swis2-VHDL20_DWLG_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:23 2132
swis2-VHDL20_DWLG_231800-2610231800-dsw--0-ia5 23-Oct-2026 18:31:05 1884
swis2-VHDL20_DWLG_240200-2610240200-dsw--0-ia5 24-Oct-2026 02:30:31 1622
swis2-VHDL20_DWLG_240400-2610240400-dsw--0-ia5 24-Oct-2026 05:00:14 1715
swis2-VHDL20_DWLG_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:29 2039
swis2-VHDL20_DWLG_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:31:24 1674
swis2-VHDL20_DWLH_230200-2610230200-dsw--0-ia5 23-Oct-2026 02:30:34 1688
swis2-VHDL20_DWLH_230400-2610230400-dsw--0-ia5 23-Oct-2026 05:00:13 1856
swis2-VHDL20_DWLH_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:23 2310
swis2-VHDL20_DWLH_231800-2610231800-dsw--0-ia5 23-Oct-2026 18:31:05 2023
swis2-VHDL20_DWLH_240200-2610240200-dsw--0-ia5 24-Oct-2026 02:30:31 1473
swis2-VHDL20_DWLH_240400-2610240400-dsw--0-ia5 24-Oct-2026 05:00:14 1598
swis2-VHDL20_DWLH_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:29 2056
swis2-VHDL20_DWLH_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:31:24 1929
swis2-VHDL20_DWLI_230200-2610230200-dsw--0-ia5 23-Oct-2026 02:30:34 1798
swis2-VHDL20_DWLI_230400-2610230400-dsw--0-ia5 23-Oct-2026 05:00:13 2026
swis2-VHDL20_DWLI_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:23 2390
swis2-VHDL20_DWLI_231800-2610231800-dsw--0-ia5 23-Oct-2026 18:31:12 1869
swis2-VHDL20_DWLI_240200-2610240200-dsw--0-ia5 24-Oct-2026 02:30:31 1481
swis2-VHDL20_DWLI_240400-2610240400-dsw--0-ia5 24-Oct-2026 05:00:14 1795
swis2-VHDL20_DWLI_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:29 2039
swis2-VHDL20_DWLI_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:31:24 1886
swis2-VHDL20_DWMO_230200-2610230200-dsw--0-ia5 23-Oct-2026 02:30:04 2148
swis2-VHDL20_DWMO_230400-2610230400-dsw--0-ia5 23-Oct-2026 05:00:09 1944
swis2-VHDL20_DWMO_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:03 2512
swis2-VHDL20_DWMO_231800-2610231800-dsw--0-ia5 23-Oct-2026 18:30:09 1395
swis2-VHDL20_DWMO_240200-2610240200-dsw--0-ia5 24-Oct-2026 02:30:04 1905
swis2-VHDL20_DWMO_240400-2610240400-dsw--0-ia5 24-Oct-2026 05:00:04 1877
swis2-VHDL20_DWMO_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:10 2071
swis2-VHDL20_DWMO_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:30:03 1858
swis2-VHDL20_DWMP_230200-2610230200-dsw--0-ia5 23-Oct-2026 02:30:04 2212
swis2-VHDL20_DWMP_230400-2610230400-dsw--0-ia5 23-Oct-2026 05:00:09 2280
swis2-VHDL20_DWMP_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:03 2846
swis2-VHDL20_DWMP_231800-2610231800-dsw--0-ia5 23-Oct-2026 18:30:09 2365
swis2-VHDL20_DWMP_240200-2610240200-dsw--0-ia5 24-Oct-2026 02:30:04 2334
swis2-VHDL20_DWMP_240400-2610240400-dsw--0-ia5 24-Oct-2026 05:00:04 2321
swis2-VHDL20_DWMP_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:10 2616
swis2-VHDL20_DWMP_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:30:03 2379
swis2-VHDL20_DWPG_230200-2610230200-dsw--0-ia5 23-Oct-2026 02:30:34 1164
swis2-VHDL20_DWPG_230400-2610230400-dsw--0-ia5 23-Oct-2026 05:00:13 1571
swis2-VHDL20_DWPG_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:23 1909
swis2-VHDL20_DWPG_231800-2610231800-dsw--0-ia5 23-Oct-2026 18:31:12 1411
swis2-VHDL20_DWPG_240200-2610240200-dsw--0-ia5 24-Oct-2026 02:30:31 1284
swis2-VHDL20_DWPG_240400-2610240400-dsw--0-ia5 24-Oct-2026 05:00:14 1278
swis2-VHDL20_DWPG_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:29 1571
swis2-VHDL20_DWPG_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:31:24 1566
swis2-VHDL20_DWPH_230200-2610230200-dsw--0-ia5 23-Oct-2026 02:30:34 1472
swis2-VHDL20_DWPH_230400-2610230400-dsw--0-ia5 23-Oct-2026 05:00:13 1602
swis2-VHDL20_DWPH_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:23 2008
swis2-VHDL20_DWPH_231800-2610231800-dsw--0-ia5 23-Oct-2026 18:31:12 1705
swis2-VHDL20_DWPH_240200-2610240200-dsw--0-ia5 24-Oct-2026 02:30:31 1522
swis2-VHDL20_DWPH_240400-2610240400-dsw--0-ia5 24-Oct-2026 05:00:14 1553
swis2-VHDL20_DWPH_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:29 1928
swis2-VHDL20_DWPH_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:31:24 1857
swis2-VHDL20_DWSG_230200-2610230200-dsw--0-ia5 23-Oct-2026 02:30:04 2864
swis2-VHDL20_DWSG_230400-2610230400-dsw--0-ia5 23-Oct-2026 05:00:19 2709
swis2-VHDL20_DWSG_230800-2610230800-dsw--0-ia5 23-Oct-2026 08:30:07 2998
swis2-VHDL20_DWSG_231800-2610231800-dsw--0-ia5 23-Oct-2026 18:30:03 2642
swis2-VHDL20_DWSG_240200-2610240200-dsw--0-ia5 24-Oct-2026 02:30:04 2159
swis2-VHDL20_DWSG_240400-2610240400-dsw--0-ia5 24-Oct-2026 05:00:18 2113
swis2-VHDL20_DWSG_240400_COR-2610240400-dsw--0-ia5 24-Oct-2026 05:01:19 1818
swis2-VHDL20_DWSG_240800-2610240800-dsw--0-ia5 24-Oct-2026 08:30:10 1975
swis2-VHDL20_DWSG_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:30:03 1825
wst04-VHDL20_DWEG_230200-2610230200-omedes--0.pdf 23-Oct-2026 02:30:30 244781
wst04-VHDL20_DWEG_230400-2610230400-omedes--0.pdf 23-Oct-2026 05:00:13 244134
wst04-VHDL20_DWEG_230800-2610230800-omedes--0.pdf 23-Oct-2026 08:30:23 245400
wst04-VHDL20_DWEG_231800-2610231800-omedes--0.pdf 23-Oct-2026 18:30:19 246996
wst04-VHDL20_DWEG_240200-2610240200-omedes--0.pdf 24-Oct-2026 02:30:18 247363
wst04-VHDL20_DWEG_240400-2610240400-omedes--0.pdf 24-Oct-2026 05:00:14 247417
wst04-VHDL20_DWEG_240800-2610240800-omedes--0.pdf 24-Oct-2026 08:30:24 248587
wst04-VHDL20_DWEG_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:30:19 242392
wst04-VHDL20_DWEH_230200-2610230200-omedes--0.pdf 23-Oct-2026 02:30:30 243318
wst04-VHDL20_DWEH_230400-2610230400-omedes--0.pdf 23-Oct-2026 05:00:13 242940
wst04-VHDL20_DWEH_230800-2610230800-omedes--0.pdf 23-Oct-2026 08:30:23 244516
wst04-VHDL20_DWEH_231800-2610231800-omedes--0.pdf 23-Oct-2026 18:30:15 240799
wst04-VHDL20_DWEH_240200-2610240200-omedes--0.pdf 24-Oct-2026 02:30:18 243150
wst04-VHDL20_DWEH_240400-2610240400-omedes--0.pdf 24-Oct-2026 05:00:14 243076
wst04-VHDL20_DWEH_240800-2610240800-omedes--0.pdf 24-Oct-2026 08:30:24 243803
wst04-VHDL20_DWEH_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:30:13 241727
wst04-VHDL20_DWEI_230200-2610230200-omedes--0.pdf 23-Oct-2026 02:30:30 352903
wst04-VHDL20_DWEI_230400-2610230400-omedes--0.pdf 23-Oct-2026 05:00:13 353054
wst04-VHDL20_DWEI_230800-2610230800-omedes--0.pdf 23-Oct-2026 08:30:23 353967
wst04-VHDL20_DWEI_231800-2610231800-omedes--0.pdf 23-Oct-2026 18:30:19 356470
wst04-VHDL20_DWEI_240200-2610240200-omedes--0.pdf 24-Oct-2026 02:30:18 356328
wst04-VHDL20_DWEI_240400-2610240400-omedes--0.pdf 24-Oct-2026 05:00:14 356825
wst04-VHDL20_DWEI_240800-2610240800-omedes--0.pdf 24-Oct-2026 08:30:24 357432
wst04-VHDL20_DWEI_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:30:19 348627
wst04-VHDL20_DWHG_230200-2610230200-omedes--0.pdf 23-Oct-2026 02:46:59 341259
wst04-VHDL20_DWHG_230400-2610230400-omedes--0.pdf 23-Oct-2026 05:00:19 340797
wst04-VHDL20_DWHG_230800-2610230800-omedes--0.pdf 23-Oct-2026 08:30:33 342709
wst04-VHDL20_DWHG_231800-2610231800-omedes--0.pdf 23-Oct-2026 18:45:25 344223
wst04-VHDL20_DWHG_240200-2610240200-omedes--0.pdf 24-Oct-2026 02:46:12 342828
wst04-VHDL20_DWHG_240400-2610240400-omedes--0.pdf 24-Oct-2026 05:00:18 342813
wst04-VHDL20_DWHG_240800-2610240800-omedes--0.pdf 24-Oct-2026 08:30:44 345048
wst04-VHDL20_DWHG_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:45:18 341666
wst04-VHDL20_DWHH_230200-2610230200-omedes--0.pdf 23-Oct-2026 02:46:59 336887
wst04-VHDL20_DWHH_230400-2610230400-omedes--0.pdf 23-Oct-2026 05:00:19 233995
wst04-VHDL20_DWHH_230800-2610230800-omedes--0.pdf 23-Oct-2026 08:30:39 338349
wst04-VHDL20_DWHH_231800-2610231800-omedes--0.pdf 23-Oct-2026 18:45:25 339474
wst04-VHDL20_DWHH_240200-2610240200-omedes--0.pdf 24-Oct-2026 02:46:12 338793
wst04-VHDL20_DWHH_240400-2610240400-omedes--0.pdf 24-Oct-2026 05:00:18 235719
wst04-VHDL20_DWHH_240800-2610240800-omedes--0.pdf 24-Oct-2026 08:30:44 340242
wst04-VHDL20_DWHH_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:45:18 332698
wst04-VHDL20_DWLG_230200-2610230200-omedes--0.pdf 23-Oct-2026 02:30:34 329815
wst04-VHDL20_DWLG_230400-2610230400-omedes--0.pdf 23-Oct-2026 05:00:43 329557
wst04-VHDL20_DWLG_230800-2610230800-omedes--0.pdf 23-Oct-2026 08:30:48 330378
wst04-VHDL20_DWLG_231800-2610231800-omedes--0.pdf 23-Oct-2026 18:31:23 335188
wst04-VHDL20_DWLG_240200-2610240200-omedes--0.pdf 24-Oct-2026 02:30:31 334965
wst04-VHDL20_DWLG_240400-2610240400-omedes--0.pdf 24-Oct-2026 05:00:42 334788
wst04-VHDL20_DWLG_240800-2610240800-omedes--0.pdf 24-Oct-2026 08:30:48 335413
wst04-VHDL20_DWLG_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:31:27 324048
wst04-VHDL20_DWLH_230200-2610230200-omedes--0.pdf 23-Oct-2026 02:30:34 337568
wst04-VHDL20_DWLH_230400-2610230400-omedes--0.pdf 23-Oct-2026 05:00:43 337801
wst04-VHDL20_DWLH_230800-2610230800-omedes--0.pdf 23-Oct-2026 08:30:58 338613
wst04-VHDL20_DWLH_231800-2610231800-omedes--0.pdf 23-Oct-2026 18:31:35 338908
wst04-VHDL20_DWLH_240200-2610240200-omedes--0.pdf 24-Oct-2026 02:30:31 337389
wst04-VHDL20_DWLH_240400-2610240400-omedes--0.pdf 24-Oct-2026 05:00:42 338041
wst04-VHDL20_DWLH_240800-2610240800-omedes--0.pdf 24-Oct-2026 08:30:46 339008
wst04-VHDL20_DWLH_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:31:29 332541
wst04-VHDL20_DWLI_230200-2610230200-omedes--0.pdf 23-Oct-2026 02:30:34 333126
wst04-VHDL20_DWLI_230400-2610230400-omedes--0.pdf 23-Oct-2026 05:00:43 333048
wst04-VHDL20_DWLI_230800-2610230800-omedes--0.pdf 23-Oct-2026 08:30:58 378397
wst04-VHDL20_DWLI_231800-2610231800-omedes--0.pdf 23-Oct-2026 18:31:23 340018
wst04-VHDL20_DWLI_240200-2610240200-omedes--0.pdf 24-Oct-2026 02:30:31 339818
wst04-VHDL20_DWLI_240400-2610240400-omedes--0.pdf 24-Oct-2026 05:00:42 340123
wst04-VHDL20_DWLI_240800-2610240800-omedes--0.pdf 24-Oct-2026 08:30:46 385335
wst04-VHDL20_DWLI_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:31:29 331802
wst04-VHDL20_DWMO_230200-2610230200-omedes--0.pdf 23-Oct-2026 02:30:30 450182
wst04-VHDL20_DWMO_230400-2610230400-omedes--0.pdf 23-Oct-2026 05:00:19 450631
wst04-VHDL20_DWMO_230800-2610230800-omedes--0.pdf 23-Oct-2026 08:30:23 452363
wst04-VHDL20_DWMO_231800-2610231800-omedes--0.pdf 23-Oct-2026 18:30:19 452670
wst04-VHDL20_DWMO_240200-2610240200-omedes--0.pdf 24-Oct-2026 02:30:14 453821
wst04-VHDL20_DWMO_240400-2610240400-omedes--0.pdf 24-Oct-2026 05:00:18 454947
wst04-VHDL20_DWMO_240800-2610240800-omedes--0.pdf 24-Oct-2026 08:30:29 454380
wst04-VHDL20_DWMO_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:30:19 449630
wst04-VHDL20_DWMP_230200-2610230200-omedes--0.pdf 23-Oct-2026 02:30:30 567397
wst04-VHDL20_DWMP_230400-2610230400-omedes--0.pdf 23-Oct-2026 05:00:19 568280
wst04-VHDL20_DWMP_230800-2610230800-omedes--0.pdf 23-Oct-2026 08:30:23 569159
wst04-VHDL20_DWMP_231800-2610231800-omedes--0.pdf 23-Oct-2026 18:30:28 574775
wst04-VHDL20_DWMP_240200-2610240200-omedes--0.pdf 24-Oct-2026 02:30:14 573899
wst04-VHDL20_DWMP_240400-2610240400-omedes--0.pdf 24-Oct-2026 05:00:22 575130
wst04-VHDL20_DWMP_240800-2610240800-omedes--0.pdf 24-Oct-2026 08:30:29 575294
wst04-VHDL20_DWMP_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:30:19 563168
wst04-VHDL20_DWPG_230200-2610230200-omedes--0.pdf 23-Oct-2026 02:30:34 237804
wst04-VHDL20_DWPG_230400-2610230400-omedes--0.pdf 23-Oct-2026 05:00:33 337652
wst04-VHDL20_DWPG_230800-2610230800-omedes--0.pdf 23-Oct-2026 08:30:48 382884
wst04-VHDL20_DWPG_231800-2610231800-omedes--0.pdf 23-Oct-2026 18:31:23 339663
wst04-VHDL20_DWPG_240200-2610240200-omedes--0.pdf 24-Oct-2026 02:30:31 239039
wst04-VHDL20_DWPG_240400-2610240400-omedes--0.pdf 24-Oct-2026 05:00:32 338643
wst04-VHDL20_DWPG_240800-2610240800-omedes--0.pdf 24-Oct-2026 08:30:46 384574
wst04-VHDL20_DWPG_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:31:27 336669
wst04-VHDL20_DWPH_230200-2610230200-omedes--0.pdf 23-Oct-2026 02:30:34 240517
wst04-VHDL20_DWPH_230400-2610230400-omedes--0.pdf 23-Oct-2026 05:00:33 240356
wst04-VHDL20_DWPH_230800-2610230800-omedes--0.pdf 23-Oct-2026 08:30:48 241019
wst04-VHDL20_DWPH_231800-2610231800-omedes--0.pdf 23-Oct-2026 18:31:23 241066
wst04-VHDL20_DWPH_240200-2610240200-omedes--0.pdf 24-Oct-2026 02:30:31 241510
wst04-VHDL20_DWPH_240400-2610240400-omedes--0.pdf 24-Oct-2026 05:00:32 241392
wst04-VHDL20_DWPH_240800-2610240800-omedes--0.pdf 24-Oct-2026 08:30:46 242077
wst04-VHDL20_DWPH_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:31:27 238128
wst04-VHDL20_DWSG_230200-2610230200-omedes--0.pdf 23-Oct-2026 02:30:30 349072
wst04-VHDL20_DWSG_230400-2610230400-omedes--0.pdf 23-Oct-2026 05:00:13 348541
wst04-VHDL20_DWSG_230800-2610230800-omedes--0.pdf 23-Oct-2026 08:30:23 348793
wst04-VHDL20_DWSG_231800-2610231800-omedes--0.pdf 23-Oct-2026 18:30:13 352571
wst04-VHDL20_DWSG_240200-2610240200-omedes--0.pdf 24-Oct-2026 02:30:14 352654
wst04-VHDL20_DWSG_240400-2610240400-omedes--0.pdf 24-Oct-2026 05:00:14 352580
wst04-VHDL20_DWSG_240400_COR-2610240400-omedes-..> 24-Oct-2026 05:01:23 351661
wst04-VHDL20_DWSG_240800-2610240800-omedes--0.pdf 24-Oct-2026 08:30:24 351608
wst04-VHDL20_DWSG_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:30:13 346415