Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_010600 01-Nov-2026 11:21:10 21045
FPDL13_DWMZ_020600 02-Nov-2026 12:54:54 2509
SXDL31_DWAV_011800 01-Nov-2026 17:09:59 6432
SXDL31_DWAV_020810 02-Nov-2026 08:26:19 7134
SXDL31_DWAV_030810 03-Nov-2026 08:13:21 10600
SXDL31_DWAV_LATEST 03-Nov-2026 08:13:21 10600
SXDL33_DWAV_020000 02-Nov-2026 11:00:08 7573
SXDL33_DWAV_030000 03-Nov-2026 10:40:54 9069
SXDL33_DWAV_LATEST 03-Nov-2026 10:40:54 9069
ber01-FWDL39_DWMS_011200-2611011200-dsw--0-ia5 01-Nov-2026 12:09:03 1412
ber01-FWDL39_DWMS_021200-2611021200-dsw--0-ia5 02-Nov-2026 13:09:12 2221
ber01-VHDL13_DWEG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:30 3174
ber01-VHDL13_DWEG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:26 3565
ber01-VHDL13_DWEH_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:20 3567
ber01-VHDL13_DWEH_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 4056
ber01-VHDL13_DWEH_030800_COR-2611030800-dsw--0-ia5 03-Nov-2026 10:22:14 4060
ber01-VHDL13_DWEI_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:30 3085
ber01-VHDL13_DWEI_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:25 3443
ber01-VHDL13_DWHG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 4036
ber01-VHDL13_DWHG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 3983
ber01-VHDL13_DWHH_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 3381
ber01-VHDL13_DWHH_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 3165
ber01-VHDL13_DWLG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:04 2528
ber01-VHDL13_DWLG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:10 2628
ber01-VHDL13_DWLH_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:04 2402
ber01-VHDL13_DWLH_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:10 2488
ber01-VHDL13_DWLI_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:04 2536
ber01-VHDL13_DWLI_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:10 2562
ber01-VHDL13_DWMO_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:04 2706
ber01-VHDL13_DWMO_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:10 3003
ber01-VHDL13_DWMP_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:04 3162
ber01-VHDL13_DWMP_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:10 3137
ber01-VHDL13_DWOG_011700-2611011700-dsw--0-ia5 01-Nov-2026 19:00:18 3011
ber01-VHDL13_DWOG_020300-2611020300-dsw--0-ia5 02-Nov-2026 04:00:15 3040
ber01-VHDL13_DWOG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 3102
ber01-VHDL13_DWOG_020800_COR-2611020800-dsw--0-ia5 02-Nov-2026 11:45:09 3108
ber01-VHDL13_DWOG_021700-2611021700-dsw--0-ia5 02-Nov-2026 19:00:14 2834
ber01-VHDL13_DWOG_030300-2611030300-dsw--0-ia5 03-Nov-2026 04:00:08 2818
ber01-VHDL13_DWOG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 2955
ber01-VHDL13_DWON_011530-2611011530-dsw--0-ia5 01-Nov-2026 15:30:50 2490
ber01-VHDL13_DWON_011722-2611011722-dsw--0-ia5 01-Nov-2026 17:22:17 2441
ber01-VHDL13_DWON_011730-2611011730-dsw--0-ia5 01-Nov-2026 17:30:49 2441
ber01-VHDL13_DWON_020118-2611020118-dsw--0-ia5 02-Nov-2026 01:18:19 2535
ber01-VHDL13_DWON_020257-2611020257-dsw--0-ia5 02-Nov-2026 02:57:18 2535
ber01-VHDL13_DWON_020627-2611020627-dsw--0-ia5 02-Nov-2026 06:27:48 2780
ber01-VHDL13_DWON_020635-2611020635-dsw--0-ia5 02-Nov-2026 06:35:58 2753
ber01-VHDL13_DWON_020730-2611020730-dsw--0-ia5 02-Nov-2026 07:30:40 2753
ber01-VHDL13_DWON_021142-2611021142-dsw--0-ia5 02-Nov-2026 11:42:59 2775
ber01-VHDL13_DWON_021144-2611021144-dsw--0-ia5 02-Nov-2026 11:44:49 2775
ber01-VHDL13_DWON_021547-2611021547-dsw--0-ia5 02-Nov-2026 15:47:45 2286
ber01-VHDL13_DWON_021809-2611021809-dsw--0-ia5 02-Nov-2026 18:09:33 2427
ber01-VHDL13_DWON_030214-2611030214-dsw--0-ia5 03-Nov-2026 02:14:08 2733
ber01-VHDL13_DWON_030344-2611030344-dsw--0-ia5 03-Nov-2026 03:44:38 2733
ber01-VHDL13_DWON_030629-2611030629-dsw--0-ia5 03-Nov-2026 06:29:14 2820
ber01-VHDL13_DWON_030701-2611030701-dsw--0-ia5 03-Nov-2026 07:01:50 3069
ber01-VHDL13_DWON_030845-2611030845-dsw--0-ia5 03-Nov-2026 08:45:58 3069
ber01-VHDL13_DWPG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:04 2288
ber01-VHDL13_DWPG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:10 2623
ber01-VHDL13_DWPH_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:04 2502
ber01-VHDL13_DWPH_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 2581
ber01-VHDL13_DWSG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 2849
ber01-VHDL13_DWSG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:10 3141
ber01-VHDL17_DWOG_011200-2611011200-dsw--0-ia5 01-Nov-2026 11:50:14 2285
ber01-VHDL17_DWOG_021200-2611021200-dsw--0-ia5 02-Nov-2026 12:01:16 2560
swis2-VHDL20_DWEG_011800-2611011800-dsw--0-ia5 01-Nov-2026 19:30:10 1184
swis2-VHDL20_DWEG_020200-2611020200-dsw--0-ia5 02-Nov-2026 03:30:08 1196
swis2-VHDL20_DWEG_020400-2611020400-dsw--0-ia5 02-Nov-2026 06:01:13 1439
swis2-VHDL20_DWEG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 1908
swis2-VHDL20_DWEG_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:30:09 1237
swis2-VHDL20_DWEG_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:15 1341
swis2-VHDL20_DWEG_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:59 1475
swis2-VHDL20_DWEG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 1937
swis2-VHDL20_DWEH_011800-2611011800-dsw--0-ia5 01-Nov-2026 19:30:10 1155
swis2-VHDL20_DWEH_020200-2611020200-dsw--0-ia5 02-Nov-2026 03:30:08 1102
swis2-VHDL20_DWEH_020400-2611020400-dsw--0-ia5 02-Nov-2026 06:01:13 1379
swis2-VHDL20_DWEH_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 1979
swis2-VHDL20_DWEH_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:30:09 1312
swis2-VHDL20_DWEH_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:15 1124
swis2-VHDL20_DWEH_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:59 1508
swis2-VHDL20_DWEH_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 1985
swis2-VHDL20_DWEI_011800-2611011800-dsw--0-ia5 01-Nov-2026 19:30:10 1158
swis2-VHDL20_DWEI_020200-2611020200-dsw--0-ia5 02-Nov-2026 03:30:08 1243
swis2-VHDL20_DWEI_020400-2611020400-dsw--0-ia5 02-Nov-2026 06:30:04 1523
swis2-VHDL20_DWEI_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 2024
swis2-VHDL20_DWEI_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:30:09 1277
swis2-VHDL20_DWEI_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:15 1391
swis2-VHDL20_DWEI_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:59 1543
swis2-VHDL20_DWEI_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 2059
swis2-VHDL20_DWHG_011800-2611011800-dsw--0-ia5 01-Nov-2026 19:45:08 1735
swis2-VHDL20_DWHG_020400-2611020400-dsw--0-ia5 02-Nov-2026 06:00:15 1486
swis2-VHDL20_DWHG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 2144
swis2-VHDL20_DWHG_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:45:11 1899
swis2-VHDL20_DWHG_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:22 1793
swis2-VHDL20_DWHG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 2761
swis2-VHDL20_DWHH_011800-2611011800-dsw--0-ia5 01-Nov-2026 19:45:08 1442
swis2-VHDL20_DWHH_020200-2611020200-dsw--0-ia5 02-Nov-2026 03:45:14 1360
swis2-VHDL20_DWHH_020400-2611020400-dsw--0-ia5 02-Nov-2026 06:00:15 1370
swis2-VHDL20_DWHH_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 1970
swis2-VHDL20_DWHH_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:45:11 1691
swis2-VHDL20_DWHH_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:45:19 1623
swis2-VHDL20_DWHH_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:22 1364
swis2-VHDL20_DWHH_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 2009
swis2-VHDL20_DWLG_011800-2611011800-dsw--0-ia5 01-Nov-2026 19:31:08 1394
swis2-VHDL20_DWLG_020200-2611020200-dsw--0-ia5 02-Nov-2026 03:30:39 1160
swis2-VHDL20_DWLG_020400-2611020400-dsw--0-ia5 02-Nov-2026 06:00:13 1133
swis2-VHDL20_DWLG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:40 1419
swis2-VHDL20_DWLG_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:31:13 1248
swis2-VHDL20_DWLG_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:31 1034
swis2-VHDL20_DWLG_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:22 1147
swis2-VHDL20_DWLG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:36 1428
swis2-VHDL20_DWLH_011800-2611011800-dsw--0-ia5 01-Nov-2026 19:31:08 1397
swis2-VHDL20_DWLH_020200-2611020200-dsw--0-ia5 02-Nov-2026 03:30:39 1169
swis2-VHDL20_DWLH_020400-2611020400-dsw--0-ia5 02-Nov-2026 06:00:13 1100
swis2-VHDL20_DWLH_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:40 1396
swis2-VHDL20_DWLH_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:31:13 1232
swis2-VHDL20_DWLH_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:31 1026
swis2-VHDL20_DWLH_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:22 1130
swis2-VHDL20_DWLH_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:36 1476
swis2-VHDL20_DWLI_011800-2611011800-dsw--0-ia5 01-Nov-2026 19:31:08 1391
swis2-VHDL20_DWLI_020200-2611020200-dsw--0-ia5 02-Nov-2026 03:30:39 1106
swis2-VHDL20_DWLI_020400-2611020400-dsw--0-ia5 02-Nov-2026 06:00:13 1125
swis2-VHDL20_DWLI_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:40 1423
swis2-VHDL20_DWLI_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:31:13 1245
swis2-VHDL20_DWLI_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:31 1036
swis2-VHDL20_DWLI_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:22 1045
swis2-VHDL20_DWLI_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:36 1420
swis2-VHDL20_DWMO_011800-2611011800-dsw--0-ia5 01-Nov-2026 19:30:10 1508
swis2-VHDL20_DWMO_020200-2611020200-dsw--0-ia5 02-Nov-2026 03:30:08 1431
swis2-VHDL20_DWMO_020400-2611020400-dsw--0-ia5 02-Nov-2026 06:00:07 1366
swis2-VHDL20_DWMO_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 1636
swis2-VHDL20_DWMO_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:30:07 1294
swis2-VHDL20_DWMO_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:15 1411
swis2-VHDL20_DWMO_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:14 1294
swis2-VHDL20_DWMO_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 1862
swis2-VHDL20_DWMP_011800-2611011800-dsw--0-ia5 01-Nov-2026 19:30:10 1722
swis2-VHDL20_DWMP_020200-2611020200-dsw--0-ia5 02-Nov-2026 03:30:08 1546
swis2-VHDL20_DWMP_020400-2611020400-dsw--0-ia5 02-Nov-2026 06:00:07 1593
swis2-VHDL20_DWMP_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:04 1849
swis2-VHDL20_DWMP_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:30:07 1709
swis2-VHDL20_DWMP_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:15 1753
swis2-VHDL20_DWMP_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:14 1529
swis2-VHDL20_DWMP_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 1796
swis2-VHDL20_DWPG_011800-2611011800-dsw--0-ia5 01-Nov-2026 19:31:08 1281
swis2-VHDL20_DWPG_020200-2611020200-dsw--0-ia5 02-Nov-2026 03:30:39 1112
swis2-VHDL20_DWPG_020400-2611020400-dsw--0-ia5 02-Nov-2026 06:00:13 995
swis2-VHDL20_DWPG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:40 1305
swis2-VHDL20_DWPG_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:31:13 1145
swis2-VHDL20_DWPG_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:31 931
swis2-VHDL20_DWPG_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:22 939
swis2-VHDL20_DWPG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:36 1303
swis2-VHDL20_DWPH_011800-2611011800-dsw--0-ia5 01-Nov-2026 19:31:08 1134
swis2-VHDL20_DWPH_020200-2611020200-dsw--0-ia5 02-Nov-2026 03:30:39 1072
swis2-VHDL20_DWPH_020400-2611020400-dsw--0-ia5 02-Nov-2026 06:00:13 1010
swis2-VHDL20_DWPH_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:40 1385
swis2-VHDL20_DWPH_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:31:13 1070
swis2-VHDL20_DWPH_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:31 877
swis2-VHDL20_DWPH_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:22 966
swis2-VHDL20_DWPH_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:36 1351
swis2-VHDL20_DWSG_011800-2611011800-dsw--0-ia5 01-Nov-2026 19:30:10 1729
swis2-VHDL20_DWSG_020200-2611020200-dsw--0-ia5 02-Nov-2026 03:30:08 1470
swis2-VHDL20_DWSG_020400-2611020400-dsw--0-ia5 02-Nov-2026 06:00:09 1357
swis2-VHDL20_DWSG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 1772
swis2-VHDL20_DWSG_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:30:07 1535
swis2-VHDL20_DWSG_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:25 1517
swis2-VHDL20_DWSG_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:22 1480
swis2-VHDL20_DWSG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:10 1857
wst04-VHDL20_DWEG_011800-2611011800-omedes--0.pdf 01-Nov-2026 19:30:18 227906
wst04-VHDL20_DWEG_020200-2611020200-omedes--0.pdf 02-Nov-2026 03:30:15 228662
wst04-VHDL20_DWEG_020400-2611020400-omedes--0.pdf 02-Nov-2026 06:00:15 227223
wst04-VHDL20_DWEG_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:30 229439
wst04-VHDL20_DWEG_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:30:23 228942
wst04-VHDL20_DWEG_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:25 229436
wst04-VHDL20_DWEG_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:22 228108
wst04-VHDL20_DWEG_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:36 226019
wst04-VHDL20_DWEH_011800-2611011800-omedes--0.pdf 01-Nov-2026 19:30:14 228313
wst04-VHDL20_DWEH_020200-2611020200-omedes--0.pdf 02-Nov-2026 03:30:15 228909
wst04-VHDL20_DWEH_020400-2611020400-omedes--0.pdf 02-Nov-2026 06:00:15 227623
wst04-VHDL20_DWEH_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:30 228938
wst04-VHDL20_DWEH_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:30:21 228079
wst04-VHDL20_DWEH_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:31 228919
wst04-VHDL20_DWEH_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:22 227674
wst04-VHDL20_DWEH_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:25 231168
wst04-VHDL20_DWEI_011800-2611011800-omedes--0.pdf 01-Nov-2026 19:30:18 317979
wst04-VHDL20_DWEI_020200-2611020200-omedes--0.pdf 02-Nov-2026 03:30:20 318817
wst04-VHDL20_DWEI_020400-2611020400-omedes--0.pdf 02-Nov-2026 06:00:15 318059
wst04-VHDL20_DWEI_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:40 320894
wst04-VHDL20_DWEI_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:30:21 320590
wst04-VHDL20_DWEI_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:31 320602
wst04-VHDL20_DWEI_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:22 319822
wst04-VHDL20_DWEI_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:36 316247
wst04-VHDL20_DWHG_011800-2611011800-omedes--0.pdf 01-Nov-2026 19:45:22 315464
wst04-VHDL20_DWHG_020200-2611020200-omedes--0.pdf 02-Nov-2026 03:45:14 314735
wst04-VHDL20_DWHG_020400-2611020400-omedes--0.pdf 02-Nov-2026 06:00:19 314494
wst04-VHDL20_DWHG_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:43 315647
wst04-VHDL20_DWHG_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:45:30 314862
wst04-VHDL20_DWHG_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:45:19 313645
wst04-VHDL20_DWHG_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:22 313472
wst04-VHDL20_DWHG_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:45 314551
wst04-VHDL20_DWHH_011800-2611011800-omedes--0.pdf 01-Nov-2026 19:45:22 309137
wst04-VHDL20_DWHH_020200-2611020200-omedes--0.pdf 02-Nov-2026 03:45:14 308304
wst04-VHDL20_DWHH_020400-2611020400-omedes--0.pdf 02-Nov-2026 06:00:19 217460
wst04-VHDL20_DWHH_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:43 307318
wst04-VHDL20_DWHH_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:45:30 306312
wst04-VHDL20_DWHH_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:45:19 305725
wst04-VHDL20_DWHH_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:22 216415
wst04-VHDL20_DWHH_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:45 305125
wst04-VHDL20_DWLG_011800-2611011800-omedes--0.pdf 01-Nov-2026 19:31:25 315886
wst04-VHDL20_DWLG_020200-2611020200-omedes--0.pdf 02-Nov-2026 03:30:39 315274
wst04-VHDL20_DWLG_020400-2611020400-omedes--0.pdf 02-Nov-2026 06:00:43 314423
wst04-VHDL20_DWLG_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:51 309104
wst04-VHDL20_DWLG_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:31:34 308897
wst04-VHDL20_DWLG_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:33 307793
wst04-VHDL20_DWLG_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:44 308213
wst04-VHDL20_DWLG_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:45 355915
wst04-VHDL20_DWLH_011800-2611011800-omedes--0.pdf 01-Nov-2026 19:31:25 311918
wst04-VHDL20_DWLH_020200-2611020200-omedes--0.pdf 02-Nov-2026 03:30:39 311275
wst04-VHDL20_DWLH_020400-2611020400-omedes--0.pdf 02-Nov-2026 06:00:43 310405
wst04-VHDL20_DWLH_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:51 309303
wst04-VHDL20_DWLH_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:31:34 309173
wst04-VHDL20_DWLH_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:31 308062
wst04-VHDL20_DWLH_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:44 308436
wst04-VHDL20_DWLH_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:45 356305
wst04-VHDL20_DWLI_011800-2611011800-omedes--0.pdf 01-Nov-2026 19:31:25 312289
wst04-VHDL20_DWLI_020200-2611020200-omedes--0.pdf 02-Nov-2026 03:30:39 311602
wst04-VHDL20_DWLI_020400-2611020400-omedes--0.pdf 02-Nov-2026 06:00:43 310834
wst04-VHDL20_DWLI_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:31:03 358823
wst04-VHDL20_DWLI_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:31:34 314088
wst04-VHDL20_DWLI_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:33 312992
wst04-VHDL20_DWLI_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:44 313257
wst04-VHDL20_DWLI_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:59 358588
wst04-VHDL20_DWMO_011800-2611011800-omedes--0.pdf 01-Nov-2026 19:30:20 425421
wst04-VHDL20_DWMO_020200-2611020200-omedes--0.pdf 02-Nov-2026 03:30:15 425461
wst04-VHDL20_DWMO_020400-2611020400-omedes--0.pdf 02-Nov-2026 06:00:17 426513
wst04-VHDL20_DWMO_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:18 419980
wst04-VHDL20_DWMO_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:30:13 419456
wst04-VHDL20_DWMO_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:25 419948
wst04-VHDL20_DWMO_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:22 421430
wst04-VHDL20_DWMO_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:16 422365
wst04-VHDL20_DWMP_011800-2611011800-omedes--0.pdf 01-Nov-2026 19:30:28 517986
wst04-VHDL20_DWMP_020200-2611020200-omedes--0.pdf 02-Nov-2026 03:30:15 517567
wst04-VHDL20_DWMP_020400-2611020400-omedes--0.pdf 02-Nov-2026 06:00:17 517443
wst04-VHDL20_DWMP_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:20 521270
wst04-VHDL20_DWMP_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:30:21 519927
wst04-VHDL20_DWMP_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:25 520053
wst04-VHDL20_DWMP_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:22 520616
wst04-VHDL20_DWMP_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:16 521372
wst04-VHDL20_DWPG_011800-2611011800-omedes--0.pdf 01-Nov-2026 19:31:27 334927
wst04-VHDL20_DWPG_020200-2611020200-omedes--0.pdf 02-Nov-2026 03:30:39 236410
wst04-VHDL20_DWPG_020400-2611020400-omedes--0.pdf 02-Nov-2026 06:00:34 333305
wst04-VHDL20_DWPG_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:51 355140
wst04-VHDL20_DWPG_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:31:36 310365
wst04-VHDL20_DWPG_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:31 223457
wst04-VHDL20_DWPG_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:35 309627
wst04-VHDL20_DWPG_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:45 358263
wst04-VHDL20_DWPH_011800-2611011800-omedes--0.pdf 01-Nov-2026 19:31:25 231336
wst04-VHDL20_DWPH_020200-2611020200-omedes--0.pdf 02-Nov-2026 03:30:39 231707
wst04-VHDL20_DWPH_020400-2611020400-omedes--0.pdf 02-Nov-2026 06:00:34 230815
wst04-VHDL20_DWPH_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:51 226359
wst04-VHDL20_DWPH_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:31:34 226506
wst04-VHDL20_DWPH_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:31 226117
wst04-VHDL20_DWPH_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:35 226191
wst04-VHDL20_DWPH_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:45 271528
wst04-VHDL20_DWSG_011800-2611011800-omedes--0.pdf 01-Nov-2026 19:30:18 322492
wst04-VHDL20_DWSG_020200-2611020200-omedes--0.pdf 02-Nov-2026 03:30:39 320756
wst04-VHDL20_DWSG_020400-2611020400-omedes--0.pdf 02-Nov-2026 06:00:15 320464
wst04-VHDL20_DWSG_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:40 319077
wst04-VHDL20_DWSG_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:30:13 317812
wst04-VHDL20_DWSG_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:31 317399
wst04-VHDL20_DWSG_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:22 317941
wst04-VHDL20_DWSG_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:36 324870