Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_240600 24-Jul-2026 13:33:17 5380
FPDL13_DWMZ_250600 25-Jul-2026 12:28:54 3089
SXDL31_DWAV_240800 24-Jul-2026 07:02:55 14784
SXDL31_DWAV_241800 24-Jul-2026 15:50:44 10063
SXDL31_DWAV_250800 25-Jul-2026 07:12:30 15367
SXDL31_DWAV_251800 25-Jul-2026 16:59:39 7451
SXDL31_DWAV_LATEST 25-Jul-2026 16:59:39 7451
SXDL33_DWAV_240000 24-Jul-2026 09:46:55 8795
SXDL33_DWAV_250000 25-Jul-2026 10:40:57 8090
SXDL33_DWAV_LATEST 25-Jul-2026 10:40:57 8090
ber01-FWDL39_DWMS_241200-2607241200-dsw--0-ia5 24-Jul-2026 11:57:01 2068
ber01-FWDL39_DWMS_251200-2607251200-dsw--0-ia5 25-Jul-2026 10:03:17 1593
ber01-VHDL13_DWEG_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:28:17 2506
ber01-VHDL13_DWEG_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:28:17 2715
ber01-VHDL13_DWEH_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:28:17 2672
ber01-VHDL13_DWEH_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:28:11 2665
ber01-VHDL13_DWEI_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:28:17 2458
ber01-VHDL13_DWEI_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:28:11 2677
ber01-VHDL13_DWHG_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:07 3124
ber01-VHDL13_DWHG_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:12 4066
ber01-VHDL13_DWHG_250800_COR-2607250800-dsw--0-ia5 25-Jul-2026 08:51:15 4070
ber01-VHDL13_DWHH_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:07 2902
ber01-VHDL13_DWHH_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:12 4207
ber01-VHDL13_DWHH_250800_COR-2607250800-dsw--0-ia5 25-Jul-2026 08:51:45 4211
ber01-VHDL13_DWLG_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:07 2418
ber01-VHDL13_DWLG_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:12 2024
ber01-VHDL13_DWLH_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:07 2449
ber01-VHDL13_DWLH_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:12 2297
ber01-VHDL13_DWLI_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:07 2468
ber01-VHDL13_DWLI_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:12 2025
ber01-VHDL13_DWMO_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:07 2493
ber01-VHDL13_DWMO_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:12 2818
ber01-VHDL13_DWMP_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:07 3215
ber01-VHDL13_DWMP_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:12 3207
ber01-VHDL13_DWOG_240300-2607240300-dsw--0-ia5 24-Jul-2026 03:00:01 3024
ber01-VHDL13_DWOG_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:07 3022
ber01-VHDL13_DWOG_241700-2607241700-dsw--0-ia5 24-Jul-2026 18:00:00 3284
ber01-VHDL13_DWOG_250300-2607250300-dsw--0-ia5 25-Jul-2026 03:00:12 3263
ber01-VHDL13_DWOG_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:12 3371
ber01-VHDL13_DWOG_251700-2607251700-dsw--0-ia5 25-Jul-2026 18:00:00 3933
ber01-VHDL13_DWON_240129-2607240129-dsw--0-ia5 24-Jul-2026 01:29:11 3199
ber01-VHDL13_DWON_240526-2607240526-dsw--0-ia5 24-Jul-2026 05:26:38 3486
ber01-VHDL13_DWON_240739-2607240739-dsw--0-ia5 24-Jul-2026 07:39:21 3486
ber01-VHDL13_DWON_241437-2607241437-dsw--0-ia5 24-Jul-2026 14:38:05 3478
ber01-VHDL13_DWON_241628-2607241628-dsw--0-ia5 24-Jul-2026 16:28:51 3290
ber01-VHDL13_DWON_241631-2607241631-dsw--0-ia5 24-Jul-2026 16:32:10 3226
ber01-VHDL13_DWON_250129-2607250129-dsw--0-ia5 25-Jul-2026 01:29:56 3657
ber01-VHDL13_DWON_250147-2607250147-dsw--0-ia5 25-Jul-2026 01:47:32 3186
ber01-VHDL13_DWON_250343-2607250343-dsw--0-ia5 25-Jul-2026 03:43:26 3186
ber01-VHDL13_DWON_250524-2607250524-dsw--0-ia5 25-Jul-2026 05:25:02 3520
ber01-VHDL13_DWON_250629-2607250629-dsw--0-ia5 25-Jul-2026 06:29:31 3607
ber01-VHDL13_DWON_250709-2607250709-dsw--0-ia5 25-Jul-2026 07:09:32 3657
ber01-VHDL13_DWON_251145-2607251145-dsw--0-ia5 25-Jul-2026 11:45:10 3658
ber01-VHDL13_DWON_251451-2607251451-dsw--0-ia5 25-Jul-2026 14:51:13 3821
ber01-VHDL13_DWON_251732-2607251732-dsw--0-ia5 25-Jul-2026 17:33:00 3331
ber01-VHDL13_DWPG_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:07 2631
ber01-VHDL13_DWPG_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:12 3006
ber01-VHDL13_DWPH_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:07 2637
ber01-VHDL13_DWPH_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:12 3262
ber01-VHDL13_DWSG_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:07 3049
ber01-VHDL13_DWSG_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:12 3507
ber01-VHDL17_DWOG_241200-2607241200-dsw--0-ia5 24-Jul-2026 10:50:42 3901
ber01-VHDL17_DWOG_251200-2607251200-dsw--0-ia5 25-Jul-2026 11:32:05 3024
swis2-VHDL20_DWEG_240200-2607240200-dsw--0-ia5 24-Jul-2026 02:30:03 787
swis2-VHDL20_DWEG_240400-2607240400-dsw--0-ia5 24-Jul-2026 05:01:17 787
swis2-VHDL20_DWEG_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:07 1109
swis2-VHDL20_DWEG_241800-2607241800-dsw--0-ia5 24-Jul-2026 18:30:11 1132
swis2-VHDL20_DWEG_250200-2607250200-dsw--0-ia5 25-Jul-2026 02:30:05 1043
swis2-VHDL20_DWEG_250400-2607250400-dsw--0-ia5 25-Jul-2026 05:01:21 1111
swis2-VHDL20_DWEG_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:12 1218
swis2-VHDL20_DWEG_251800-2607251800-dsw--0-ia5 25-Jul-2026 18:30:03 1285
swis2-VHDL20_DWEH_240200-2607240200-dsw--0-ia5 24-Jul-2026 02:30:03 803
swis2-VHDL20_DWEH_240400-2607240400-dsw--0-ia5 24-Jul-2026 05:01:17 803
swis2-VHDL20_DWEH_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:07 1097
swis2-VHDL20_DWEH_241800-2607241800-dsw--0-ia5 24-Jul-2026 18:30:11 1165
swis2-VHDL20_DWEH_250200-2607250200-dsw--0-ia5 25-Jul-2026 02:30:05 1032
swis2-VHDL20_DWEH_250400-2607250400-dsw--0-ia5 25-Jul-2026 05:01:21 1100
swis2-VHDL20_DWEH_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:12 1202
swis2-VHDL20_DWEH_251800-2607251800-dsw--0-ia5 25-Jul-2026 18:30:03 1259
swis2-VHDL20_DWEI_240200-2607240200-dsw--0-ia5 24-Jul-2026 02:30:03 809
swis2-VHDL20_DWEI_240400-2607240400-dsw--0-ia5 24-Jul-2026 05:01:17 809
swis2-VHDL20_DWEI_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:07 1061
swis2-VHDL20_DWEI_241800-2607241800-dsw--0-ia5 24-Jul-2026 18:30:11 1163
swis2-VHDL20_DWEI_250200-2607250200-dsw--0-ia5 25-Jul-2026 02:30:05 1078
swis2-VHDL20_DWEI_250400-2607250400-dsw--0-ia5 25-Jul-2026 05:01:21 1146
swis2-VHDL20_DWEI_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:12 1254
swis2-VHDL20_DWEI_251800-2607251800-dsw--0-ia5 25-Jul-2026 18:30:04 1328
swis2-VHDL20_DWHG_240200-2607240200-dsw--0-ia5 24-Jul-2026 02:45:04 993
swis2-VHDL20_DWHG_240400-2607240400-dsw--0-ia5 24-Jul-2026 05:00:17 990
swis2-VHDL20_DWHG_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:45:11 1160
swis2-VHDL20_DWHG_241800-2607241800-dsw--0-ia5 24-Jul-2026 18:45:04 1400
swis2-VHDL20_DWHG_250200-2607250200-dsw--0-ia5 25-Jul-2026 02:45:49 1266
swis2-VHDL20_DWHG_250400-2607250400-dsw--0-ia5 25-Jul-2026 05:00:17 1254
swis2-VHDL20_DWHG_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:45:13 2247
swis2-VHDL20_DWHG_251800-2607251800-dsw--0-ia5 25-Jul-2026 18:45:07 2000
swis2-VHDL20_DWHH_240200-2607240200-dsw--0-ia5 24-Jul-2026 02:45:04 996
swis2-VHDL20_DWHH_240400-2607240400-dsw--0-ia5 24-Jul-2026 05:00:17 996
swis2-VHDL20_DWHH_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:45:11 1162
swis2-VHDL20_DWHH_241800-2607241800-dsw--0-ia5 24-Jul-2026 18:45:04 1419
swis2-VHDL20_DWHH_250200-2607250200-dsw--0-ia5 25-Jul-2026 02:45:49 1523
swis2-VHDL20_DWHH_250400-2607250400-dsw--0-ia5 25-Jul-2026 05:00:17 1516
swis2-VHDL20_DWHH_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:45:13 2233
swis2-VHDL20_DWHH_251800-2607251800-dsw--0-ia5 25-Jul-2026 18:45:07 2162
swis2-VHDL20_DWLG_240200-2607240200-dsw--0-ia5 24-Jul-2026 02:30:21 752
swis2-VHDL20_DWLG_240400-2607240400-dsw--0-ia5 24-Jul-2026 05:00:17 818
swis2-VHDL20_DWLG_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:21 1228
swis2-VHDL20_DWLG_241800-2607241800-dsw--0-ia5 24-Jul-2026 18:31:01 1120
swis2-VHDL20_DWLG_250200-2607250200-dsw--0-ia5 25-Jul-2026 02:30:25 818
swis2-VHDL20_DWLG_250400-2607250400-dsw--0-ia5 25-Jul-2026 05:00:11 921
swis2-VHDL20_DWLG_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:26 1118
swis2-VHDL20_DWLG_251800-2607251800-dsw--0-ia5 25-Jul-2026 18:31:10 1446
swis2-VHDL20_DWLH_240200-2607240200-dsw--0-ia5 24-Jul-2026 02:30:21 809
swis2-VHDL20_DWLH_240400-2607240400-dsw--0-ia5 24-Jul-2026 05:00:17 824
swis2-VHDL20_DWLH_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:21 1285
swis2-VHDL20_DWLH_241800-2607241800-dsw--0-ia5 24-Jul-2026 18:31:01 1490
swis2-VHDL20_DWLH_250200-2607250200-dsw--0-ia5 25-Jul-2026 02:30:25 1098
swis2-VHDL20_DWLH_250400-2607250400-dsw--0-ia5 25-Jul-2026 05:00:11 1036
swis2-VHDL20_DWLH_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:26 1160
swis2-VHDL20_DWLH_251800-2607251800-dsw--0-ia5 25-Jul-2026 18:31:10 1311
swis2-VHDL20_DWLI_240200-2607240200-dsw--0-ia5 24-Jul-2026 02:30:21 829
swis2-VHDL20_DWLI_240400-2607240400-dsw--0-ia5 24-Jul-2026 05:00:17 821
swis2-VHDL20_DWLI_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:21 1260
swis2-VHDL20_DWLI_241800-2607241800-dsw--0-ia5 24-Jul-2026 18:31:01 1051
swis2-VHDL20_DWLI_250200-2607250200-dsw--0-ia5 25-Jul-2026 02:30:25 822
swis2-VHDL20_DWLI_250400-2607250400-dsw--0-ia5 25-Jul-2026 05:00:11 921
swis2-VHDL20_DWLI_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:26 1042
swis2-VHDL20_DWLI_251800-2607251800-dsw--0-ia5 25-Jul-2026 18:31:10 1314
swis2-VHDL20_DWMO_240200-2607240200-dsw--0-ia5 24-Jul-2026 02:30:03 858
swis2-VHDL20_DWMO_240400-2607240400-dsw--0-ia5 24-Jul-2026 05:00:03 859
swis2-VHDL20_DWMO_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:07 1178
swis2-VHDL20_DWMO_241800-2607241800-dsw--0-ia5 24-Jul-2026 18:30:11 1499
swis2-VHDL20_DWMO_250200-2607250200-dsw--0-ia5 25-Jul-2026 02:30:05 1382
swis2-VHDL20_DWMO_250400-2607250400-dsw--0-ia5 25-Jul-2026 05:00:07 1394
swis2-VHDL20_DWMO_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:12 1345
swis2-VHDL20_DWMO_251800-2607251800-dsw--0-ia5 25-Jul-2026 18:30:15 1641
swis2-VHDL20_DWMP_240200-2607240200-dsw--0-ia5 24-Jul-2026 02:30:03 1070
swis2-VHDL20_DWMP_240400-2607240400-dsw--0-ia5 24-Jul-2026 05:00:03 1069
swis2-VHDL20_DWMP_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:07 1721
swis2-VHDL20_DWMP_241800-2607241800-dsw--0-ia5 24-Jul-2026 18:30:11 1586
swis2-VHDL20_DWMP_250200-2607250200-dsw--0-ia5 25-Jul-2026 02:30:05 1490
swis2-VHDL20_DWMP_250400-2607250400-dsw--0-ia5 25-Jul-2026 05:00:07 1512
swis2-VHDL20_DWMP_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:12 1609
swis2-VHDL20_DWMP_251800-2607251800-dsw--0-ia5 25-Jul-2026 18:30:15 1812
swis2-VHDL20_DWPG_240200-2607240200-dsw--0-ia5 24-Jul-2026 02:30:21 764
swis2-VHDL20_DWPG_240400-2607240400-dsw--0-ia5 24-Jul-2026 05:00:17 850
swis2-VHDL20_DWPG_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:21 1132
swis2-VHDL20_DWPG_241800-2607241800-dsw--0-ia5 24-Jul-2026 18:31:01 1296
swis2-VHDL20_DWPG_250200-2607250200-dsw--0-ia5 25-Jul-2026 02:30:25 1016
swis2-VHDL20_DWPG_250400-2607250400-dsw--0-ia5 25-Jul-2026 05:00:11 975
swis2-VHDL20_DWPG_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:26 1442
swis2-VHDL20_DWPG_251800-2607251800-dsw--0-ia5 25-Jul-2026 18:31:10 1451
swis2-VHDL20_DWPH_240200-2607240200-dsw--0-ia5 24-Jul-2026 02:30:21 768
swis2-VHDL20_DWPH_240400-2607240400-dsw--0-ia5 24-Jul-2026 05:00:17 860
swis2-VHDL20_DWPH_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:21 1162
swis2-VHDL20_DWPH_241800-2607241800-dsw--0-ia5 24-Jul-2026 18:31:01 1411
swis2-VHDL20_DWPH_250200-2607250200-dsw--0-ia5 25-Jul-2026 02:30:25 1022
swis2-VHDL20_DWPH_250400-2607250400-dsw--0-ia5 25-Jul-2026 05:00:11 979
swis2-VHDL20_DWPH_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:26 1603
swis2-VHDL20_DWPH_251800-2607251800-dsw--0-ia5 25-Jul-2026 18:31:10 1582
swis2-VHDL20_DWSG_240200-2607240200-dsw--0-ia5 24-Jul-2026 02:30:03 1212
swis2-VHDL20_DWSG_240400-2607240400-dsw--0-ia5 24-Jul-2026 05:00:17 1224
swis2-VHDL20_DWSG_240800-2607240800-dsw--0-ia5 24-Jul-2026 08:30:07 1617
swis2-VHDL20_DWSG_241800-2607241800-dsw--0-ia5 24-Jul-2026 18:30:03 1659
swis2-VHDL20_DWSG_250200-2607250200-dsw--0-ia5 25-Jul-2026 02:30:05 1568
swis2-VHDL20_DWSG_250400-2607250400-dsw--0-ia5 25-Jul-2026 05:00:17 1610
swis2-VHDL20_DWSG_250400_COR-2607250400-dsw--0-ia5 25-Jul-2026 05:07:01 1612
swis2-VHDL20_DWSG_250800-2607250800-dsw--0-ia5 25-Jul-2026 08:30:12 1693
swis2-VHDL20_DWSG_251800-2607251800-dsw--0-ia5 25-Jul-2026 18:30:03 1720
wst04-VHDL20_DWEG_240200-2607240200-omedes--0.pdf 24-Jul-2026 02:30:19 237287
wst04-VHDL20_DWEG_240400-2607240400-omedes--0.pdf 24-Jul-2026 05:00:13 237344
wst04-VHDL20_DWEG_240800-2607240800-omedes--0.pdf 24-Jul-2026 08:30:14 238662
wst04-VHDL20_DWEG_241800-2607241800-omedes--0.pdf 24-Jul-2026 18:30:21 239456
wst04-VHDL20_DWEG_250200-2607250200-omedes--0.pdf 25-Jul-2026 02:30:15 239020
wst04-VHDL20_DWEG_250400-2607250400-omedes--0.pdf 25-Jul-2026 05:00:11 238324
wst04-VHDL20_DWEG_250800-2607250800-omedes--0.pdf 25-Jul-2026 08:30:12 239027
wst04-VHDL20_DWEG_251800-2607251800-omedes--0.pdf 25-Jul-2026 18:30:15 238933
wst04-VHDL20_DWEH_240200-2607240200-omedes--0.pdf 24-Jul-2026 02:30:19 234327
wst04-VHDL20_DWEH_240400-2607240400-omedes--0.pdf 24-Jul-2026 05:00:13 234698
wst04-VHDL20_DWEH_240800-2607240800-omedes--0.pdf 24-Jul-2026 08:30:14 235986
wst04-VHDL20_DWEH_241800-2607241800-omedes--0.pdf 24-Jul-2026 18:30:21 238485
wst04-VHDL20_DWEH_250200-2607250200-omedes--0.pdf 25-Jul-2026 02:30:15 238331
wst04-VHDL20_DWEH_250400-2607250400-omedes--0.pdf 25-Jul-2026 05:00:11 237934
wst04-VHDL20_DWEH_250800-2607250800-omedes--0.pdf 25-Jul-2026 08:30:12 238734
wst04-VHDL20_DWEH_251800-2607251800-omedes--0.pdf 25-Jul-2026 18:30:15 241019
wst04-VHDL20_DWEI_240200-2607240200-omedes--0.pdf 24-Jul-2026 02:30:19 341355
wst04-VHDL20_DWEI_240400-2607240400-omedes--0.pdf 24-Jul-2026 05:00:13 341364
wst04-VHDL20_DWEI_240800-2607240800-omedes--0.pdf 24-Jul-2026 08:30:21 342088
wst04-VHDL20_DWEI_241800-2607241800-omedes--0.pdf 24-Jul-2026 18:30:11 341316
wst04-VHDL20_DWEI_250200-2607250200-omedes--0.pdf 25-Jul-2026 02:30:15 341435
wst04-VHDL20_DWEI_250400-2607250400-omedes--0.pdf 25-Jul-2026 05:00:11 340661
wst04-VHDL20_DWEI_250800-2607250800-omedes--0.pdf 25-Jul-2026 08:30:18 340884
wst04-VHDL20_DWEI_251800-2607251800-omedes--0.pdf 25-Jul-2026 18:30:15 340346
wst04-VHDL20_DWHG_240200-2607240200-omedes--0.pdf 24-Jul-2026 02:45:17 338365
wst04-VHDL20_DWHG_240400-2607240400-omedes--0.pdf 24-Jul-2026 05:00:17 338350
wst04-VHDL20_DWHG_240800-2607240800-omedes--0.pdf 24-Jul-2026 08:45:11 339226
wst04-VHDL20_DWHG_241800-2607241800-omedes--0.pdf 24-Jul-2026 18:45:12 346876
wst04-VHDL20_DWHG_250200-2607250200-omedes--0.pdf 25-Jul-2026 02:45:49 346461
wst04-VHDL20_DWHG_250400-2607250400-omedes--0.pdf 25-Jul-2026 05:00:17 346237
wst04-VHDL20_DWHG_250800-2607250800-omedes--0.pdf 25-Jul-2026 08:45:13 350027
wst04-VHDL20_DWHG_251800-2607251800-omedes--0.pdf 25-Jul-2026 18:45:17 352710
wst04-VHDL20_DWHH_240200-2607240200-omedes--0.pdf 24-Jul-2026 02:45:17 329199
wst04-VHDL20_DWHH_240400-2607240400-omedes--0.pdf 24-Jul-2026 05:00:17 230901
wst04-VHDL20_DWHH_240800-2607240800-omedes--0.pdf 24-Jul-2026 08:45:11 329416
wst04-VHDL20_DWHH_241800-2607241800-omedes--0.pdf 24-Jul-2026 18:45:12 334865
wst04-VHDL20_DWHH_250200-2607250200-omedes--0.pdf 25-Jul-2026 02:45:49 334935
wst04-VHDL20_DWHH_250400-2607250400-omedes--0.pdf 25-Jul-2026 05:00:17 231526
wst04-VHDL20_DWHH_250800-2607250800-omedes--0.pdf 25-Jul-2026 08:45:13 336865
wst04-VHDL20_DWHH_251800-2607251800-omedes--0.pdf 25-Jul-2026 18:45:17 336713
wst04-VHDL20_DWLG_240200-2607240200-omedes--0.pdf 24-Jul-2026 02:30:21 334807
wst04-VHDL20_DWLG_240400-2607240400-omedes--0.pdf 24-Jul-2026 05:00:41 335156
wst04-VHDL20_DWLG_240800-2607240800-omedes--0.pdf 24-Jul-2026 08:30:45 336448
wst04-VHDL20_DWLG_241800-2607241800-omedes--0.pdf 24-Jul-2026 18:31:31 332924
wst04-VHDL20_DWLG_250200-2607250200-omedes--0.pdf 25-Jul-2026 02:30:25 331977
wst04-VHDL20_DWLG_250400-2607250400-omedes--0.pdf 25-Jul-2026 05:00:41 332597
wst04-VHDL20_DWLG_250800-2607250800-omedes--0.pdf 25-Jul-2026 08:30:45 333089
wst04-VHDL20_DWLG_251800-2607251800-omedes--0.pdf 25-Jul-2026 18:31:20 336813
wst04-VHDL20_DWLH_240200-2607240200-omedes--0.pdf 24-Jul-2026 02:30:21 333819
wst04-VHDL20_DWLH_240400-2607240400-omedes--0.pdf 24-Jul-2026 05:00:41 333889
wst04-VHDL20_DWLH_240800-2607240800-omedes--0.pdf 24-Jul-2026 08:30:47 335585
wst04-VHDL20_DWLH_241800-2607241800-omedes--0.pdf 24-Jul-2026 18:31:31 338357
wst04-VHDL20_DWLH_250200-2607250200-omedes--0.pdf 25-Jul-2026 02:30:37 337655
wst04-VHDL20_DWLH_250400-2607250400-omedes--0.pdf 25-Jul-2026 05:00:41 336661
wst04-VHDL20_DWLH_250800-2607250800-omedes--0.pdf 25-Jul-2026 08:30:45 336954
wst04-VHDL20_DWLH_251800-2607251800-omedes--0.pdf 25-Jul-2026 18:31:20 342575
wst04-VHDL20_DWLI_240200-2607240200-omedes--0.pdf 24-Jul-2026 02:30:21 331573
wst04-VHDL20_DWLI_240400-2607240400-omedes--0.pdf 24-Jul-2026 05:00:41 331589
wst04-VHDL20_DWLI_240800-2607240800-omedes--0.pdf 24-Jul-2026 08:30:45 377512
wst04-VHDL20_DWLI_241800-2607241800-omedes--0.pdf 24-Jul-2026 18:31:31 334607
wst04-VHDL20_DWLI_250200-2607250200-omedes--0.pdf 25-Jul-2026 02:30:25 333798
wst04-VHDL20_DWLI_250400-2607250400-omedes--0.pdf 25-Jul-2026 05:00:41 334402
wst04-VHDL20_DWLI_250800-2607250800-omedes--0.pdf 25-Jul-2026 08:30:45 379217
wst04-VHDL20_DWLI_251800-2607251800-omedes--0.pdf 25-Jul-2026 18:31:20 335985
wst04-VHDL20_DWMO_240200-2607240200-omedes--0.pdf 24-Jul-2026 02:30:19 445465
wst04-VHDL20_DWMO_240400-2607240400-omedes--0.pdf 24-Jul-2026 05:00:17 445369
wst04-VHDL20_DWMO_240800-2607240800-omedes--0.pdf 24-Jul-2026 08:30:21 445430
wst04-VHDL20_DWMO_241800-2607241800-omedes--0.pdf 24-Jul-2026 18:30:21 346901
wst04-VHDL20_DWMO_250200-2607250200-omedes--0.pdf 25-Jul-2026 02:30:25 447842
wst04-VHDL20_DWMO_250400-2607250400-omedes--0.pdf 25-Jul-2026 05:00:17 447687
wst04-VHDL20_DWMO_250800-2607250800-omedes--0.pdf 25-Jul-2026 08:30:18 447344
wst04-VHDL20_DWMO_251800-2607251800-omedes--0.pdf 25-Jul-2026 18:30:25 351674
wst04-VHDL20_DWMP_240200-2607240200-omedes--0.pdf 24-Jul-2026 02:30:19 568198
wst04-VHDL20_DWMP_240400-2607240400-omedes--0.pdf 24-Jul-2026 05:00:17 568007
wst04-VHDL20_DWMP_240800-2607240800-omedes--0.pdf 24-Jul-2026 08:30:21 463237
wst04-VHDL20_DWMP_241800-2607241800-omedes--0.pdf 24-Jul-2026 18:30:21 460207
wst04-VHDL20_DWMP_250200-2607250200-omedes--0.pdf 25-Jul-2026 02:30:25 563954
wst04-VHDL20_DWMP_250400-2607250400-omedes--0.pdf 25-Jul-2026 05:00:17 564289
wst04-VHDL20_DWMP_250800-2607250800-omedes--0.pdf 25-Jul-2026 08:30:26 458986
wst04-VHDL20_DWMP_251800-2607251800-omedes--0.pdf 25-Jul-2026 18:30:25 468079
wst04-VHDL20_DWPG_240200-2607240200-omedes--0.pdf 24-Jul-2026 02:30:31 237865
wst04-VHDL20_DWPG_240400-2607240400-omedes--0.pdf 24-Jul-2026 05:00:31 338872
wst04-VHDL20_DWPG_240800-2607240800-omedes--0.pdf 24-Jul-2026 08:30:45 384497
wst04-VHDL20_DWPG_241800-2607241800-omedes--0.pdf 24-Jul-2026 18:31:31 344057
wst04-VHDL20_DWPG_250200-2607250200-omedes--0.pdf 25-Jul-2026 02:30:25 242077
wst04-VHDL20_DWPG_250400-2607250400-omedes--0.pdf 25-Jul-2026 05:00:31 343324
wst04-VHDL20_DWPG_250800-2607250800-omedes--0.pdf 25-Jul-2026 08:30:55 388981
wst04-VHDL20_DWPG_251800-2607251800-omedes--0.pdf 25-Jul-2026 18:31:27 344107
wst04-VHDL20_DWPH_240200-2607240200-omedes--0.pdf 24-Jul-2026 02:30:21 236668
wst04-VHDL20_DWPH_240400-2607240400-omedes--0.pdf 24-Jul-2026 05:00:31 236812
wst04-VHDL20_DWPH_240800-2607240800-omedes--0.pdf 24-Jul-2026 08:30:45 238009
wst04-VHDL20_DWPH_241800-2607241800-omedes--0.pdf 24-Jul-2026 18:31:31 241096
wst04-VHDL20_DWPH_250200-2607250200-omedes--0.pdf 25-Jul-2026 02:30:25 241108
wst04-VHDL20_DWPH_250400-2607250400-omedes--0.pdf 25-Jul-2026 05:00:31 240196
wst04-VHDL20_DWPH_250800-2607250800-omedes--0.pdf 25-Jul-2026 08:30:45 241024
wst04-VHDL20_DWPH_251800-2607251800-omedes--0.pdf 25-Jul-2026 18:31:20 243071
wst04-VHDL20_DWSG_240200-2607240200-omedes--0.pdf 24-Jul-2026 02:30:19 340574
wst04-VHDL20_DWSG_240400-2607240400-omedes--0.pdf 24-Jul-2026 05:00:13 340835
wst04-VHDL20_DWSG_240800-2607240800-omedes--0.pdf 24-Jul-2026 08:30:21 341824
wst04-VHDL20_DWSG_241800-2607241800-omedes--0.pdf 24-Jul-2026 18:30:11 338553
wst04-VHDL20_DWSG_250200-2607250200-omedes--0.pdf 25-Jul-2026 02:30:15 337426
wst04-VHDL20_DWSG_250400-2607250400-omedes--0.pdf 25-Jul-2026 05:07:07 337098
wst04-VHDL20_DWSG_250800-2607250800-omedes--0.pdf 25-Jul-2026 08:30:18 337965
wst04-VHDL20_DWSG_251800-2607251800-omedes--0.pdf 25-Jul-2026 18:30:15 343063