Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_230600 23-Mar-2026 14:06:14 4163
FPDL13_DWMZ_240600 24-Mar-2026 13:40:44 4382
SXDL31_DWAV_231800 23-Mar-2026 16:38:29 8102
SXDL31_DWAV_240800 24-Mar-2026 09:12:03 14005
SXDL31_DWAV_241800 24-Mar-2026 16:43:43 14894
SXDL31_DWAV_250800 25-Mar-2026 09:09:05 13902
SXDL31_DWAV_LATEST 25-Mar-2026 09:09:05 13902
SXDL33_DWAV_230000 23-Mar-2026 11:19:19 8609
SXDL33_DWAV_240000 24-Mar-2026 11:44:30 11706
SXDL33_DWAV_LATEST 24-Mar-2026 11:44:30 11706
ber01-FWDL39_DWMS_231230-2603231230-dsw--0-ia5 23-Mar-2026 12:48:21 1162
ber01-FWDL39_DWMS_241230-2603241230-dsw--0-ia5 24-Mar-2026 12:48:16 1513
ber01-VHDL13_DWEH_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:28:16 3113
ber01-VHDL13_DWEH_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:28:12 3324
ber01-VHDL13_DWEH_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:28:12 3570
ber01-VHDL13_DWEH_240400-2603240400-dsw--0-ia5 24-Mar-2026 05:58:17 3953
ber01-VHDL13_DWEH_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:28:17 4046
ber01-VHDL13_DWEH_240800_COR-2603240800-dsw--0-ia5 24-Mar-2026 13:36:31 3980
ber01-VHDL13_DWEH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:28:16 3647
ber01-VHDL13_DWEH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:28:11 3782
ber01-VHDL13_DWEH_250400-2603250400-dsw--0-ia5 25-Mar-2026 05:58:12 4003
ber01-VHDL13_DWHG_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:30:11 3587
ber01-VHDL13_DWHG_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:30:10 3494
ber01-VHDL13_DWHG_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:30:07 3761
ber01-VHDL13_DWHG_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:12 3628
ber01-VHDL13_DWHG_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:30:06 3957
ber01-VHDL13_DWHG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:06 3890
ber01-VHDL13_DWHG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:07 4200
ber01-VHDL13_DWHG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:07 4179
ber01-VHDL13_DWHH_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:30:11 3100
ber01-VHDL13_DWHH_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:30:10 2849
ber01-VHDL13_DWHH_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:30:07 3363
ber01-VHDL13_DWHH_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:12 3409
ber01-VHDL13_DWHH_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:30:06 3751
ber01-VHDL13_DWHH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:06 3561
ber01-VHDL13_DWHH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:07 3956
ber01-VHDL13_DWHH_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:07 3856
ber01-VHDL13_DWLG_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:30:02 2543
ber01-VHDL13_DWLG_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:30:05 2313
ber01-VHDL13_DWLG_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:30:02 3028
ber01-VHDL13_DWLG_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:02 3213
ber01-VHDL13_DWLG_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:30:06 3394
ber01-VHDL13_DWLG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 3047
ber01-VHDL13_DWLG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:01 3300
ber01-VHDL13_DWLG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:01 3142
ber01-VHDL13_DWLH_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:30:02 2713
ber01-VHDL13_DWLH_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:30:05 2558
ber01-VHDL13_DWLH_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:30:02 3180
ber01-VHDL13_DWLH_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:02 3370
ber01-VHDL13_DWLH_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:30:06 3590
ber01-VHDL13_DWLH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 3152
ber01-VHDL13_DWLH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:01 3334
ber01-VHDL13_DWLH_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:01 3197
ber01-VHDL13_DWLI_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:30:02 2722
ber01-VHDL13_DWLI_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:30:05 2541
ber01-VHDL13_DWLI_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:30:02 3032
ber01-VHDL13_DWLI_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:02 3151
ber01-VHDL13_DWLI_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:30:06 3393
ber01-VHDL13_DWLI_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 3042
ber01-VHDL13_DWLI_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:01 3231
ber01-VHDL13_DWLI_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:01 3293
ber01-VHDL13_DWMG_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:30:11 2649
ber01-VHDL13_DWMG_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:30:05 2214
ber01-VHDL13_DWMG_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:30:07 2888
ber01-VHDL13_DWMG_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:06 2963
ber01-VHDL13_DWMG_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:30:06 3632
ber01-VHDL13_DWMG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 3380
ber01-VHDL13_DWMG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:01 3659
ber01-VHDL13_DWMG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:01 3625
ber01-VHDL13_DWMO_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:30:11 2458
ber01-VHDL13_DWMO_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:30:05 2458
ber01-VHDL13_DWMO_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:30:07 2663
ber01-VHDL13_DWMO_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:06 2709
ber01-VHDL13_DWMO_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:30:06 3284
ber01-VHDL13_DWMO_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 2985
ber01-VHDL13_DWMO_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:01 3084
ber01-VHDL13_DWMO_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:01 3098
ber01-VHDL13_DWMP_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:30:11 2611
ber01-VHDL13_DWMP_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:30:05 2191
ber01-VHDL13_DWMP_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:30:07 2857
ber01-VHDL13_DWMP_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:06 2989
ber01-VHDL13_DWMP_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:30:06 3687
ber01-VHDL13_DWMP_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 3496
ber01-VHDL13_DWMP_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:01 3847
ber01-VHDL13_DWMP_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:01 3788
ber01-VHDL13_DWOG_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:30:02 3827
ber01-VHDL13_DWOG_231700-2603231700-dsw--0-ia5 23-Mar-2026 19:00:06 4444
ber01-VHDL13_DWOG_240300-2603240300-dsw--0-ia5 24-Mar-2026 04:00:06 5192
ber01-VHDL13_DWOG_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:30:06 4913
ber01-VHDL13_DWOG_241700-2603241700-dsw--0-ia5 24-Mar-2026 19:00:06 6113
ber01-VHDL13_DWOG_250300-2603250300-dsw--0-ia5 25-Mar-2026 04:00:01 6513
ber01-VHDL13_DWOH_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:28:16 2882
ber01-VHDL13_DWOH_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:28:16 3100
ber01-VHDL13_DWOH_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:28:12 3308
ber01-VHDL13_DWOH_240400-2603240400-dsw--0-ia5 24-Mar-2026 05:58:13 3446
ber01-VHDL13_DWOH_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:28:11 3502
ber01-VHDL13_DWOH_240800_COR-2603240800-dsw--0-ia5 24-Mar-2026 13:36:21 3465
ber01-VHDL13_DWOH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:28:12 3314
ber01-VHDL13_DWOH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:28:11 3451
ber01-VHDL13_DWOH_250400-2603250400-dsw--0-ia5 25-Mar-2026 05:58:17 3441
ber01-VHDL13_DWOI_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:28:12 2877
ber01-VHDL13_DWOI_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:28:12 3091
ber01-VHDL13_DWOI_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:28:16 3312
ber01-VHDL13_DWOI_240400-2603240400-dsw--0-ia5 24-Mar-2026 05:58:13 3445
ber01-VHDL13_DWOI_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:28:17 3504
ber01-VHDL13_DWOI_240800_COR-2603240800-dsw--0-ia5 24-Mar-2026 13:36:21 3464
ber01-VHDL13_DWOI_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:28:16 3318
ber01-VHDL13_DWOI_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:28:11 3657
ber01-VHDL13_DWOI_250400-2603250400-dsw--0-ia5 25-Mar-2026 05:58:17 3676
ber01-VHDL13_DWON_231045-2603231045-dsw--0-ia5 23-Mar-2026 10:45:57 3762
ber01-VHDL13_DWON_231516-2603231516-dsw--0-ia5 23-Mar-2026 15:16:51 3870
ber01-VHDL13_DWON_231522-2603231522-dsw--0-ia5 23-Mar-2026 15:23:01 3870
ber01-VHDL13_DWON_231525-2603231525-dsw--0-ia5 23-Mar-2026 15:25:42 3870
ber01-VHDL13_DWON_231753-2603231753-dsw--0-ia5 23-Mar-2026 17:53:21 3465
ber01-VHDL13_DWON_231846-2603231846-dsw--0-ia5 23-Mar-2026 18:46:08 3465
ber01-VHDL13_DWON_231942-2603231942-dsw--0-ia5 23-Mar-2026 19:42:46 3791
ber01-VHDL13_DWON_232230-2603232230-dsw--0-ia5 23-Mar-2026 22:30:21 3785
ber01-VHDL13_DWON_240003-2603240003-dsw--0-ia5 24-Mar-2026 00:03:07 4493
ber01-VHDL13_DWON_240124-2603240124-dsw--0-ia5 24-Mar-2026 01:24:17 4459
ber01-VHDL13_DWON_240347-2603240347-dsw--0-ia5 24-Mar-2026 03:47:47 4459
ber01-VHDL13_DWON_240627-2603240627-dsw--0-ia5 24-Mar-2026 06:28:02 4923
ber01-VHDL13_DWON_240728-2603240728-dsw--0-ia5 24-Mar-2026 07:28:06 4645
ber01-VHDL13_DWON_240911-2603240911-dsw--0-ia5 24-Mar-2026 09:11:57 4718
ber01-VHDL13_DWON_241100-2603241100-dsw--0-ia5 24-Mar-2026 11:00:47 4718
ber01-VHDL13_DWON_241551-2603241551-dsw--0-ia5 24-Mar-2026 15:51:41 4346
ber01-VHDL13_DWON_241755-2603241755-dsw--0-ia5 24-Mar-2026 17:55:42 4346
ber01-VHDL13_DWON_242013-2603242013-dsw--0-ia5 24-Mar-2026 20:13:07 4214
ber01-VHDL13_DWON_242233-2603242233-dsw--0-ia5 24-Mar-2026 22:34:10 4223
ber01-VHDL13_DWON_250005-2603250005-dsw--0-ia5 25-Mar-2026 00:05:06 4807
ber01-VHDL13_DWON_250145-2603250145-dsw--0-ia5 25-Mar-2026 01:46:03 4689
ber01-VHDL13_DWON_250349-2603250349-dsw--0-ia5 25-Mar-2026 03:49:06 4689
ber01-VHDL13_DWON_250630-2603250630-dsw--0-ia5 25-Mar-2026 06:30:45 4320
ber01-VHDL13_DWON_250755-2603250755-dsw--0-ia5 25-Mar-2026 07:55:18 4364
ber01-VHDL13_DWPG_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:30:02 1914
ber01-VHDL13_DWPG_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:30:05 1933
ber01-VHDL13_DWPG_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:30:02 2259
ber01-VHDL13_DWPG_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:02 2289
ber01-VHDL13_DWPG_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:30:06 2514
ber01-VHDL13_DWPG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 2324
ber01-VHDL13_DWPG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:01 2522
ber01-VHDL13_DWPG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:01 2942
ber01-VHDL13_DWPH_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:30:02 2009
ber01-VHDL13_DWPH_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:30:05 2171
ber01-VHDL13_DWPH_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:30:02 2869
ber01-VHDL13_DWPH_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:02 2986
ber01-VHDL13_DWPH_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:30:06 2950
ber01-VHDL13_DWPH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 2919
ber01-VHDL13_DWPH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:01 2911
ber01-VHDL13_DWPH_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:01 3154
ber01-VHDL13_DWSG_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:30:11 2920
ber01-VHDL13_DWSG_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:30:05 2589
ber01-VHDL13_DWSG_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:30:02 3061
ber01-VHDL13_DWSG_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:12 3054
ber01-VHDL13_DWSG_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:30:06 4051
ber01-VHDL13_DWSG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:30:02 4186
ber01-VHDL13_DWSG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:30:07 4131
ber01-VHDL13_DWSG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:07 4142
ber01-VHDL17_DWOG_231200-2603231200-dsw--0-ia5 23-Mar-2026 12:43:57 3399
ber01-VHDL17_DWOG_241200-2603241200-dsw--0-ia5 24-Mar-2026 12:21:41 4007
swis2-VHDL20_DWEG_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:45:04 3458
swis2-VHDL20_DWEG_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:45:02 3526
swis2-VHDL20_DWEG_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:45:06 3687
swis2-VHDL20_DWEG_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:15:06 3764
swis2-VHDL20_DWEG_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:45:06 4066
swis2-VHDL20_DWEG_240800_COR-2603240800-dsw--0-ia5 24-Mar-2026 13:36:21 4029
swis2-VHDL20_DWEG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3638
swis2-VHDL20_DWEG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 3728
swis2-VHDL20_DWEG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:15:01 3924
swis2-VHDL20_DWEH_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:45:04 3714
swis2-VHDL20_DWEH_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:45:02 3779
swis2-VHDL20_DWEH_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:45:06 3994
swis2-VHDL20_DWEH_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:15:06 4283
swis2-VHDL20_DWEH_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:45:06 4637
swis2-VHDL20_DWEH_240800_COR-2603240800-dsw--0-ia5 24-Mar-2026 13:36:21 4571
swis2-VHDL20_DWEH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 4000
swis2-VHDL20_DWEH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 4104
swis2-VHDL20_DWEH_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:15:01 4501
swis2-VHDL20_DWEI_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:45:04 3503
swis2-VHDL20_DWEI_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:45:02 3542
swis2-VHDL20_DWEI_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:45:06 3706
swis2-VHDL20_DWEI_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:15:06 3797
swis2-VHDL20_DWEI_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:45:06 4118
swis2-VHDL20_DWEI_240800_COR-2603240800-dsw--0-ia5 24-Mar-2026 13:36:21 4078
swis2-VHDL20_DWEI_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3670
swis2-VHDL20_DWEI_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 3952
swis2-VHDL20_DWEI_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:15:01 4190
swis2-VHDL20_DWHG_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:45:04 4123
swis2-VHDL20_DWHG_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:45:06 3677
swis2-VHDL20_DWHG_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:45:01 3947
swis2-VHDL20_DWHG_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:12 3811
swis2-VHDL20_DWHG_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:45:06 4619
swis2-VHDL20_DWHG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:04 4073
swis2-VHDL20_DWHG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 4386
swis2-VHDL20_DWHG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:07 4362
swis2-VHDL20_DWHH_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:45:04 3643
swis2-VHDL20_DWHH_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:45:06 3035
swis2-VHDL20_DWHH_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:45:01 3549
swis2-VHDL20_DWHH_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:12 3595
swis2-VHDL20_DWHH_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:45:06 4358
swis2-VHDL20_DWHH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3747
swis2-VHDL20_DWHH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 4142
swis2-VHDL20_DWHH_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:07 4042
swis2-VHDL20_DWLG_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:45:00 3033
swis2-VHDL20_DWLG_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:45:02 2656
swis2-VHDL20_DWLG_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:45:01 3371
swis2-VHDL20_DWLG_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:12 3556
swis2-VHDL20_DWLG_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:45:02 3981
swis2-VHDL20_DWLG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3390
swis2-VHDL20_DWLG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 3643
swis2-VHDL20_DWLG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:12 3668
swis2-VHDL20_DWLH_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:45:00 3214
swis2-VHDL20_DWLH_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:45:02 2908
swis2-VHDL20_DWLH_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:45:01 3530
swis2-VHDL20_DWLH_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:12 3720
swis2-VHDL20_DWLH_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:45:02 4180
swis2-VHDL20_DWLH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3502
swis2-VHDL20_DWLH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 3684
swis2-VHDL20_DWLH_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:12 3636
swis2-VHDL20_DWLI_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:45:00 3213
swis2-VHDL20_DWLI_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:45:02 2886
swis2-VHDL20_DWLI_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:45:01 3377
swis2-VHDL20_DWLI_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:12 3496
swis2-VHDL20_DWLI_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:45:02 3982
swis2-VHDL20_DWLI_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3387
swis2-VHDL20_DWLI_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 3576
swis2-VHDL20_DWLI_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:12 3736
swis2-VHDL20_DWMG_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:45:06 3233
swis2-VHDL20_DWMG_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:45:06 2606
swis2-VHDL20_DWMG_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:45:06 3269
swis2-VHDL20_DWMG_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:15:01 3385
swis2-VHDL20_DWMG_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:45:02 4290
swis2-VHDL20_DWMG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3802
swis2-VHDL20_DWMG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 4100
swis2-VHDL20_DWMG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:15:01 4051
swis2-VHDL20_DWMO_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:45:06 3015
swis2-VHDL20_DWMO_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:45:06 2531
swis2-VHDL20_DWMO_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:45:06 3061
swis2-VHDL20_DWMO_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:15:01 3085
swis2-VHDL20_DWMO_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:45:02 3912
swis2-VHDL20_DWMO_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3361
swis2-VHDL20_DWMO_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 3462
swis2-VHDL20_DWMO_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:15:01 3564
swis2-VHDL20_DWMP_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:45:06 3201
swis2-VHDL20_DWMP_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:45:06 2607
swis2-VHDL20_DWMP_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:45:06 3252
swis2-VHDL20_DWMP_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:15:01 3411
swis2-VHDL20_DWMP_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:45:02 4396
swis2-VHDL20_DWMP_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3915
swis2-VHDL20_DWMP_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 4264
swis2-VHDL20_DWMP_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:15:01 4284
swis2-VHDL20_DWPG_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:45:00 2379
swis2-VHDL20_DWPG_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:45:02 2398
swis2-VHDL20_DWPG_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:45:01 2589
swis2-VHDL20_DWPG_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:12 2620
swis2-VHDL20_DWPG_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:45:02 3078
swis2-VHDL20_DWPG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 2888
swis2-VHDL20_DWPG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 2856
swis2-VHDL20_DWPG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:12 3379
swis2-VHDL20_DWPH_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:45:00 2472
swis2-VHDL20_DWPH_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:45:02 2634
swis2-VHDL20_DWPH_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:45:01 3198
swis2-VHDL20_DWPH_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:00:12 3317
swis2-VHDL20_DWPH_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:45:02 3533
swis2-VHDL20_DWPH_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 3502
swis2-VHDL20_DWPH_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:01 3242
swis2-VHDL20_DWPH_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:00:12 3608
swis2-VHDL20_DWSG_230800-2603230800-dsw--0-ia5 23-Mar-2026 09:45:04 3420
swis2-VHDL20_DWSG_231300-2603231300-dsw--0-ia5 23-Mar-2026 14:45:01 3303
swis2-VHDL20_DWSG_231800-2603231800-dsw--0-ia5 23-Mar-2026 19:45:02 3000
swis2-VHDL20_DWSG_240200-2603240200-dsw--0-ia5 24-Mar-2026 03:45:03 3462
swis2-VHDL20_DWSG_240400-2603240400-dsw--0-ia5 24-Mar-2026 06:15:01 3409
swis2-VHDL20_DWSG_240800-2603240800-dsw--0-ia5 24-Mar-2026 09:45:06 4704
swis2-VHDL20_DWSG_241300-2603241300-dsw--0-ia5 24-Mar-2026 14:45:06 4658
swis2-VHDL20_DWSG_241800-2603241800-dsw--0-ia5 24-Mar-2026 19:45:03 4543
swis2-VHDL20_DWSG_250200-2603250200-dsw--0-ia5 25-Mar-2026 03:45:06 4480
swis2-VHDL20_DWSG_250400-2603250400-dsw--0-ia5 25-Mar-2026 06:15:01 4649
wst04-VHDL20_DWEG_230800-2603230800-omedes--0.pdf 23-Mar-2026 09:45:12 243318
wst04-VHDL20_DWEG_231800-2603231800-omedes--0.pdf 23-Mar-2026 19:45:12 242939
wst04-VHDL20_DWEG_240200-2603240200-omedes--0.pdf 24-Mar-2026 03:45:16 243665
wst04-VHDL20_DWEG_240400-2603240400-omedes--0.pdf 24-Mar-2026 06:15:16 243339
wst04-VHDL20_DWEG_240800-2603240800-omedes--0.pdf 24-Mar-2026 09:45:16 246719
wst04-VHDL20_DWEG_240800_COR-2603240800-omedes-..> 24-Mar-2026 13:36:26 246715
wst04-VHDL20_DWEG_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:12 245459
wst04-VHDL20_DWEG_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:14 246421
wst04-VHDL20_DWEG_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:15:16 246073
wst04-VHDL20_DWEH_230800-2603230800-omedes--0.pdf 23-Mar-2026 09:45:12 238725
wst04-VHDL20_DWEH_231800-2603231800-omedes--0.pdf 23-Mar-2026 19:45:12 239014
wst04-VHDL20_DWEH_240200-2603240200-omedes--0.pdf 24-Mar-2026 03:45:12 239631
wst04-VHDL20_DWEH_240400-2603240400-omedes--0.pdf 24-Mar-2026 06:15:16 239481
wst04-VHDL20_DWEH_240800-2603240800-omedes--0.pdf 24-Mar-2026 09:45:12 245100
wst04-VHDL20_DWEH_240800_COR-2603240800-omedes-..> 24-Mar-2026 13:36:26 245047
wst04-VHDL20_DWEH_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:12 244122
wst04-VHDL20_DWEH_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:14 245193
wst04-VHDL20_DWEH_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:15:16 245138
wst04-VHDL20_DWEI_230800-2603230800-omedes--0.pdf 23-Mar-2026 09:45:18 345164
wst04-VHDL20_DWEI_231800-2603231800-omedes--0.pdf 23-Mar-2026 19:45:12 345215
wst04-VHDL20_DWEI_240200-2603240200-omedes--0.pdf 24-Mar-2026 03:45:16 345415
wst04-VHDL20_DWEI_240400-2603240400-omedes--0.pdf 24-Mar-2026 06:15:16 345591
wst04-VHDL20_DWEI_240800-2603240800-omedes--0.pdf 24-Mar-2026 09:45:22 346745
wst04-VHDL20_DWEI_240800_COR-2603240800-omedes-..> 24-Mar-2026 13:36:26 346721
wst04-VHDL20_DWEI_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:12 345931
wst04-VHDL20_DWEI_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:14 346638
wst04-VHDL20_DWEI_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:15:16 346793
wst04-VHDL20_DWHG_230800-2603230800-omedes--0.pdf 23-Mar-2026 09:45:22 345431
wst04-VHDL20_DWHG_231800-2603231800-omedes--0.pdf 23-Mar-2026 19:45:22 344213
wst04-VHDL20_DWHG_240200-2603240200-omedes--0.pdf 24-Mar-2026 03:45:22 344739
wst04-VHDL20_DWHG_240400-2603240400-omedes--0.pdf 24-Mar-2026 06:00:12 344564
wst04-VHDL20_DWHG_240800-2603240800-omedes--0.pdf 24-Mar-2026 09:45:26 352237
wst04-VHDL20_DWHG_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:18 350319
wst04-VHDL20_DWHG_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:22 350937
wst04-VHDL20_DWHG_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:00:12 350942
wst04-VHDL20_DWHH_230800-2603230800-omedes--0.pdf 23-Mar-2026 09:45:22 331429
wst04-VHDL20_DWHH_231800-2603231800-omedes--0.pdf 23-Mar-2026 19:45:22 330050
wst04-VHDL20_DWHH_240200-2603240200-omedes--0.pdf 24-Mar-2026 03:45:16 330276
wst04-VHDL20_DWHH_240400-2603240400-omedes--0.pdf 24-Mar-2026 06:00:12 330286
wst04-VHDL20_DWHH_240800-2603240800-omedes--0.pdf 24-Mar-2026 09:45:26 336050
wst04-VHDL20_DWHH_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:23 335152
wst04-VHDL20_DWHH_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:18 335728
wst04-VHDL20_DWHH_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:00:12 335717
wst04-VHDL20_DWLG_230800-2603230800-omedes--0.pdf 23-Mar-2026 09:45:32 328216
wst04-VHDL20_DWLG_231800-2603231800-omedes--0.pdf 23-Mar-2026 19:45:20 326654
wst04-VHDL20_DWLG_240200-2603240200-omedes--0.pdf 24-Mar-2026 03:45:22 328971
wst04-VHDL20_DWLG_240400-2603240400-omedes--0.pdf 24-Mar-2026 06:00:40 329380
wst04-VHDL20_DWLG_240800-2603240800-omedes--0.pdf 24-Mar-2026 09:45:32 328871
wst04-VHDL20_DWLG_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:23 327666
wst04-VHDL20_DWLG_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:22 328150
wst04-VHDL20_DWLG_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:00:41 327632
wst04-VHDL20_DWLH_230800-2603230800-omedes--0.pdf 23-Mar-2026 09:45:32 334987
wst04-VHDL20_DWLH_231800-2603231800-omedes--0.pdf 23-Mar-2026 19:45:26 333761
wst04-VHDL20_DWLH_240200-2603240200-omedes--0.pdf 24-Mar-2026 03:45:22 335080
wst04-VHDL20_DWLH_240400-2603240400-omedes--0.pdf 24-Mar-2026 06:00:40 335316
wst04-VHDL20_DWLH_240800-2603240800-omedes--0.pdf 24-Mar-2026 09:45:30 337167
wst04-VHDL20_DWLH_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:27 336121
wst04-VHDL20_DWLH_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:27 336284
wst04-VHDL20_DWLH_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:00:41 336201
wst04-VHDL20_DWLI_230800-2603230800-omedes--0.pdf 23-Mar-2026 09:45:26 328665
wst04-VHDL20_DWLI_231800-2603231800-omedes--0.pdf 23-Mar-2026 19:45:20 327990
wst04-VHDL20_DWLI_240200-2603240200-omedes--0.pdf 24-Mar-2026 03:45:26 329207
wst04-VHDL20_DWLI_240400-2603240400-omedes--0.pdf 24-Mar-2026 06:00:40 329502
wst04-VHDL20_DWLI_240800-2603240800-omedes--0.pdf 24-Mar-2026 09:45:30 333917
wst04-VHDL20_DWLI_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:23 332890
wst04-VHDL20_DWLI_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:22 332584
wst04-VHDL20_DWLI_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:00:41 332617
wst04-VHDL20_DWMG_230800-2603230800-omedes--0.pdf 23-Mar-2026 09:45:26 529528
wst04-VHDL20_DWMG_231800-2603231800-omedes--0.pdf 23-Mar-2026 19:45:16 527929
wst04-VHDL20_DWMG_240200-2603240200-omedes--0.pdf 24-Mar-2026 03:45:16 528582
wst04-VHDL20_DWMG_240400-2603240400-omedes--0.pdf 24-Mar-2026 06:15:26 529669
wst04-VHDL20_DWMG_240800-2603240800-omedes--0.pdf 24-Mar-2026 09:45:16 532946
wst04-VHDL20_DWMG_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:16 531629
wst04-VHDL20_DWMG_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:18 532179
wst04-VHDL20_DWMG_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:15:27 532012
wst04-VHDL20_DWMO_230800-2603230800-omedes--0.pdf 23-Mar-2026 09:45:22 431579
wst04-VHDL20_DWMO_231800-2603231800-omedes--0.pdf 23-Mar-2026 19:45:16 428670
wst04-VHDL20_DWMO_240200-2603240200-omedes--0.pdf 24-Mar-2026 03:45:12 430068
wst04-VHDL20_DWMO_240400-2603240400-omedes--0.pdf 24-Mar-2026 06:15:22 431443
wst04-VHDL20_DWMO_240800-2603240800-omedes--0.pdf 24-Mar-2026 09:45:12 434889
wst04-VHDL20_DWMO_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:16 433757
wst04-VHDL20_DWMO_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:18 435429
wst04-VHDL20_DWMO_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:15:22 436154
wst04-VHDL20_DWMP_230800-2603230800-omedes--0.pdf 23-Mar-2026 09:45:26 537147
wst04-VHDL20_DWMP_231800-2603231800-omedes--0.pdf 23-Mar-2026 19:45:16 536323
wst04-VHDL20_DWMP_240200-2603240200-omedes--0.pdf 24-Mar-2026 03:45:16 536204
wst04-VHDL20_DWMP_240400-2603240400-omedes--0.pdf 24-Mar-2026 06:15:26 537615
wst04-VHDL20_DWMP_240800-2603240800-omedes--0.pdf 24-Mar-2026 09:45:16 536654
wst04-VHDL20_DWMP_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:16 534746
wst04-VHDL20_DWMP_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:18 534792
wst04-VHDL20_DWMP_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:15:22 535872
wst04-VHDL20_DWPG_230800-2603230800-omedes--0.pdf 23-Mar-2026 09:45:32 386235
wst04-VHDL20_DWPG_231800-2603231800-omedes--0.pdf 23-Mar-2026 19:45:26 341604
wst04-VHDL20_DWPG_240200-2603240200-omedes--0.pdf 24-Mar-2026 03:45:26 342118
wst04-VHDL20_DWPG_240400-2603240400-omedes--0.pdf 24-Mar-2026 06:00:32 342020
wst04-VHDL20_DWPG_240800-2603240800-omedes--0.pdf 24-Mar-2026 09:45:30 397159
wst04-VHDL20_DWPG_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:25 352334
wst04-VHDL20_DWPG_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:27 352165
wst04-VHDL20_DWPG_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:00:31 352619
wst04-VHDL20_DWPH_230800-2603230800-omedes--0.pdf 23-Mar-2026 09:45:26 286253
wst04-VHDL20_DWPH_231800-2603231800-omedes--0.pdf 23-Mar-2026 19:45:20 286459
wst04-VHDL20_DWPH_240200-2603240200-omedes--0.pdf 24-Mar-2026 03:45:22 242842
wst04-VHDL20_DWPH_240400-2603240400-omedes--0.pdf 24-Mar-2026 06:00:32 242367
wst04-VHDL20_DWPH_240800-2603240800-omedes--0.pdf 24-Mar-2026 09:45:30 292619
wst04-VHDL20_DWPH_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:23 292581
wst04-VHDL20_DWPH_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:22 247463
wst04-VHDL20_DWPH_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:00:31 248444
wst04-VHDL20_DWSG_230800-2603230800-omedes--0.pdf 23-Mar-2026 09:45:12 332430
wst04-VHDL20_DWSG_231300-2603231300-omedes--0.pdf 23-Mar-2026 14:45:12 332955
wst04-VHDL20_DWSG_231800-2603231800-omedes--0.pdf 23-Mar-2026 19:45:12 333016
wst04-VHDL20_DWSG_240200-2603240200-omedes--0.pdf 24-Mar-2026 03:45:12 333251
wst04-VHDL20_DWSG_240400-2603240400-omedes--0.pdf 24-Mar-2026 06:15:12 333341
wst04-VHDL20_DWSG_240800-2603240800-omedes--0.pdf 24-Mar-2026 09:45:12 342008
wst04-VHDL20_DWSG_241300-2603241300-omedes--0.pdf 24-Mar-2026 14:45:13 342240
wst04-VHDL20_DWSG_241800-2603241800-omedes--0.pdf 24-Mar-2026 19:45:12 342293
wst04-VHDL20_DWSG_250200-2603250200-omedes--0.pdf 25-Mar-2026 03:45:14 341817
wst04-VHDL20_DWSG_250400-2603250400-omedes--0.pdf 25-Mar-2026 06:15:12 342361