Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_150600 15-Oct-2026 13:59:28 4684
FPDL13_DWMZ_160600 16-Oct-2026 12:46:28 3128
SXDL31_DWAV_150800 15-Oct-2026 07:34:24 8933
SXDL31_DWAV_151800 15-Oct-2026 17:13:04 10267
SXDL31_DWAV_160800 16-Oct-2026 08:15:10 13150
SXDL31_DWAV_161800 16-Oct-2026 16:51:45 9202
SXDL31_DWAV_LATEST 16-Oct-2026 16:51:45 9202
SXDL33_DWAV_150000 15-Oct-2026 09:43:48 8272
SXDL33_DWAV_160000 16-Oct-2026 10:12:28 9042
SXDL33_DWAV_LATEST 16-Oct-2026 10:12:28 9042
ber01-FWDL39_DWMS_151200-2610151200-dsw--0-ia5 15-Oct-2026 11:23:28 1710
ber01-FWDL39_DWMS_161200-2610161200-dsw--0-ia5 16-Oct-2026 11:04:43 2114
ber01-VHDL13_DWEG_140800_COR-2610140800-dsw--0-ia5 15-Oct-2026 04:58:00 2746
ber01-VHDL13_DWEG_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:11 2767
ber01-VHDL13_DWEG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:20 3146
ber01-VHDL13_DWEG_160800_COR-2610160800-dsw--0-ia5 16-Oct-2026 18:18:34 2816
ber01-VHDL13_DWEH_140800_COR-2610140800-dsw--0-ia5 15-Oct-2026 04:58:09 2988
ber01-VHDL13_DWEH_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:11 2992
ber01-VHDL13_DWEH_150800_COR-2610150800-dsw--0-ia5 16-Oct-2026 04:47:23 3439
ber01-VHDL13_DWEH_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:20 3589
ber01-VHDL13_DWEH_160800_COR-2610160800-dsw--0-ia5 16-Oct-2026 18:18:24 3183
ber01-VHDL13_DWEI_140800_COR-2610140800-dsw--0-ia5 15-Oct-2026 04:58:23 2828
ber01-VHDL13_DWEI_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:11 2849
ber01-VHDL13_DWEI_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:20 3135
ber01-VHDL13_DWEI_160800_COR-2610160800-dsw--0-ia5 16-Oct-2026 18:18:14 2852
ber01-VHDL13_DWHG_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:11 3122
ber01-VHDL13_DWHG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:10 3292
ber01-VHDL13_DWHH_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:11 3103
ber01-VHDL13_DWHH_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:10 3322
ber01-VHDL13_DWLG_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:04 2461
ber01-VHDL13_DWLG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:02 2266
ber01-VHDL13_DWLH_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:04 2620
ber01-VHDL13_DWLH_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:02 2479
ber01-VHDL13_DWLI_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:04 2600
ber01-VHDL13_DWLI_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:02 2304
ber01-VHDL13_DWMO_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:11 3187
ber01-VHDL13_DWMO_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:04 3252
ber01-VHDL13_DWMP_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:11 3335
ber01-VHDL13_DWMP_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:04 3412
ber01-VHDL13_DWOG_150300-2610150300-dsw--0-ia5 15-Oct-2026 03:00:25 3516
ber01-VHDL13_DWOG_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:04 3529
ber01-VHDL13_DWOG_151700-2610151700-dsw--0-ia5 15-Oct-2026 18:00:04 3442
ber01-VHDL13_DWOG_160300-2610160300-dsw--0-ia5 16-Oct-2026 03:03:39 4013
ber01-VHDL13_DWOG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:04 4423
ber01-VHDL13_DWOG_161700-2610161700-dsw--0-ia5 16-Oct-2026 18:00:08 4143
ber01-VHDL13_DWON_150104-2610150104-dsw--0-ia5 15-Oct-2026 01:04:13 3556
ber01-VHDL13_DWON_150240-2610150240-dsw--0-ia5 15-Oct-2026 02:40:50 3556
ber01-VHDL13_DWON_150528-2610150528-dsw--0-ia5 15-Oct-2026 05:28:54 3849
ber01-VHDL13_DWON_150629-2610150629-dsw--0-ia5 15-Oct-2026 06:29:53 3849
ber01-VHDL13_DWON_150750-2610150750-dsw--0-ia5 15-Oct-2026 07:50:18 3761
ber01-VHDL13_DWON_150820-2610150820-dsw--0-ia5 15-Oct-2026 08:20:18 3761
ber01-VHDL13_DWON_151422-2610151422-dsw--0-ia5 15-Oct-2026 14:22:39 3419
ber01-VHDL13_DWON_151538-2610151538-dsw--0-ia5 15-Oct-2026 15:38:26 3876
ber01-VHDL13_DWON_151632-2610151632-dsw--0-ia5 15-Oct-2026 16:32:14 3876
ber01-VHDL13_DWON_160103-2610160103-dsw--0-ia5 16-Oct-2026 01:03:11 3569
ber01-VHDL13_DWON_160236-2610160236-dsw--0-ia5 16-Oct-2026 02:37:13 3578
ber01-VHDL13_DWON_160501-2610160501-dsw--0-ia5 16-Oct-2026 05:01:53 4342
ber01-VHDL13_DWON_160520-2610160520-dsw--0-ia5 16-Oct-2026 05:20:58 4517
ber01-VHDL13_DWON_160536-2610160536-dsw--0-ia5 16-Oct-2026 05:36:59 4517
ber01-VHDL13_DWON_160624-2610160624-dsw--0-ia5 16-Oct-2026 06:24:43 4517
ber01-VHDL13_DWON_160733-2610160733-dsw--0-ia5 16-Oct-2026 07:33:43 4515
ber01-VHDL13_DWON_161443-2610161443-dsw--0-ia5 16-Oct-2026 14:43:45 4229
ber01-VHDL13_DWON_161708-2610161708-dsw--0-ia5 16-Oct-2026 17:08:24 3728
ber01-VHDL13_DWPG_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:04 2510
ber01-VHDL13_DWPG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:02 2409
ber01-VHDL13_DWPG_160800_COR-2610160800-dsw--0-ia5 16-Oct-2026 08:37:40 2387
ber01-VHDL13_DWPH_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:04 2840
ber01-VHDL13_DWPH_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:02 3028
ber01-VHDL13_DWPH_160800_COR-2610160800-dsw--0-ia5 16-Oct-2026 08:37:56 3031
ber01-VHDL13_DWSG_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:04 2931
ber01-VHDL13_DWSG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:08 2915
ber01-VHDL17_DWOG_151200-2610151200-dsw--0-ia5 15-Oct-2026 11:14:35 2876
ber01-VHDL17_DWOG_161200-2610161200-dsw--0-ia5 16-Oct-2026 11:37:39 3057
swis2-VHDL20_DWEG_150200-2610150200-dsw--0-ia5 15-Oct-2026 02:30:06 878
swis2-VHDL20_DWEG_150400-2610150400-dsw--0-ia5 15-Oct-2026 05:01:23 917
swis2-VHDL20_DWEG_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:04 1465
swis2-VHDL20_DWEG_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:30:08 1359
swis2-VHDL20_DWEG_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:08 1388
swis2-VHDL20_DWEG_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:01:18 1367
swis2-VHDL20_DWEG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:08 1682
swis2-VHDL20_DWEG_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:30:10 1248
swis2-VHDL20_DWEH_150200-2610150200-dsw--0-ia5 15-Oct-2026 02:30:06 880
swis2-VHDL20_DWEH_150400-2610150400-dsw--0-ia5 15-Oct-2026 05:01:23 929
swis2-VHDL20_DWEH_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:04 1491
swis2-VHDL20_DWEH_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:30:08 1352
swis2-VHDL20_DWEH_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:08 1126
swis2-VHDL20_DWEH_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:01:18 1434
swis2-VHDL20_DWEH_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:08 1798
swis2-VHDL20_DWEH_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:30:10 1436
swis2-VHDL20_DWEI_150200-2610150200-dsw--0-ia5 15-Oct-2026 02:30:06 900
swis2-VHDL20_DWEI_150400-2610150400-dsw--0-ia5 15-Oct-2026 05:01:23 939
swis2-VHDL20_DWEI_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:04 1543
swis2-VHDL20_DWEI_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:30:08 1380
swis2-VHDL20_DWEI_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:08 1437
swis2-VHDL20_DWEI_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:01:18 1435
swis2-VHDL20_DWEI_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:08 1763
swis2-VHDL20_DWEI_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:30:10 1280
swis2-VHDL20_DWHG_141800-2610141800-dsw--0-ia5 14-Oct-2026 18:45:23 1320
swis2-VHDL20_DWHG_150200-2610150200-dsw--0-ia5 15-Oct-2026 02:49:13 1174
swis2-VHDL20_DWHG_150400-2610150400-dsw--0-ia5 15-Oct-2026 05:00:19 1082
swis2-VHDL20_DWHG_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:11 1474
swis2-VHDL20_DWHG_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:45:19 2475
swis2-VHDL20_DWHG_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:18 1445
swis2-VHDL20_DWHG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:10 1858
swis2-VHDL20_DWHH_141800-2610141800-dsw--0-ia5 14-Oct-2026 18:45:23 1106
swis2-VHDL20_DWHH_150200-2610150200-dsw--0-ia5 15-Oct-2026 02:49:13 1045
swis2-VHDL20_DWHH_150400-2610150400-dsw--0-ia5 15-Oct-2026 05:00:19 1045
swis2-VHDL20_DWHH_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:11 1457
swis2-VHDL20_DWHH_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:45:19 2369
swis2-VHDL20_DWHH_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:47:39 1541
swis2-VHDL20_DWHH_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:18 1535
swis2-VHDL20_DWHH_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:10 1951
swis2-VHDL20_DWLG_150200-2610150200-dsw--0-ia5 15-Oct-2026 02:30:42 1020
swis2-VHDL20_DWLG_150400-2610150400-dsw--0-ia5 15-Oct-2026 05:00:13 875
swis2-VHDL20_DWLG_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:29 1398
swis2-VHDL20_DWLG_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:31:10 1246
swis2-VHDL20_DWLG_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:25 1126
swis2-VHDL20_DWLG_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:14 985
swis2-VHDL20_DWLG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:30 1404
swis2-VHDL20_DWLG_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:31:08 1294
swis2-VHDL20_DWLH_150200-2610150200-dsw--0-ia5 15-Oct-2026 02:30:42 862
swis2-VHDL20_DWLH_150400-2610150400-dsw--0-ia5 15-Oct-2026 05:00:13 875
swis2-VHDL20_DWLH_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:29 1415
swis2-VHDL20_DWLH_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:31:10 1250
swis2-VHDL20_DWLH_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:25 1110
swis2-VHDL20_DWLH_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:14 1160
swis2-VHDL20_DWLH_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:30 1466
swis2-VHDL20_DWLH_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:31:08 1402
swis2-VHDL20_DWLI_150200-2610150200-dsw--0-ia5 15-Oct-2026 02:30:42 852
swis2-VHDL20_DWLI_150400-2610150400-dsw--0-ia5 15-Oct-2026 05:00:13 877
swis2-VHDL20_DWLI_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:29 1373
swis2-VHDL20_DWLI_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:31:10 1260
swis2-VHDL20_DWLI_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:25 1131
swis2-VHDL20_DWLI_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:14 1149
swis2-VHDL20_DWLI_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:30 1375
swis2-VHDL20_DWLI_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:31:08 1265
swis2-VHDL20_DWMO_150200-2610150200-dsw--0-ia5 15-Oct-2026 02:30:06 1160
swis2-VHDL20_DWMO_150400-2610150400-dsw--0-ia5 15-Oct-2026 05:00:09 1189
swis2-VHDL20_DWMO_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:11 1714
swis2-VHDL20_DWMO_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:30:03 1519
swis2-VHDL20_DWMO_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:08 1493
swis2-VHDL20_DWMO_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:04 1492
swis2-VHDL20_DWMO_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:04 1792
swis2-VHDL20_DWMO_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:30:04 1655
swis2-VHDL20_DWMP_150200-2610150200-dsw--0-ia5 15-Oct-2026 02:30:06 1183
swis2-VHDL20_DWMP_150400-2610150400-dsw--0-ia5 15-Oct-2026 05:00:09 1211
swis2-VHDL20_DWMP_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:11 1755
swis2-VHDL20_DWMP_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:30:03 1549
swis2-VHDL20_DWMP_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:08 1535
swis2-VHDL20_DWMP_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:04 1535
swis2-VHDL20_DWMP_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:04 1805
swis2-VHDL20_DWMP_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:30:04 1682
swis2-VHDL20_DWPG_150200-2610150200-dsw--0-ia5 15-Oct-2026 02:30:42 1034
swis2-VHDL20_DWPG_150400-2610150400-dsw--0-ia5 15-Oct-2026 05:00:13 896
swis2-VHDL20_DWPG_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:29 1407
swis2-VHDL20_DWPG_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:31:10 1256
swis2-VHDL20_DWPG_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:25 1168
swis2-VHDL20_DWPG_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:14 1234
swis2-VHDL20_DWPG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:30 1301
swis2-VHDL20_DWPG_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:31:08 1136
swis2-VHDL20_DWPH_150200-2610150200-dsw--0-ia5 15-Oct-2026 02:30:42 990
swis2-VHDL20_DWPH_150400-2610150400-dsw--0-ia5 15-Oct-2026 05:00:13 926
swis2-VHDL20_DWPH_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:29 1452
swis2-VHDL20_DWPH_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:31:10 1310
swis2-VHDL20_DWPH_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:25 1176
swis2-VHDL20_DWPH_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:14 1356
swis2-VHDL20_DWPH_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:30 1753
swis2-VHDL20_DWPH_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:31:08 1499
swis2-VHDL20_DWSG_150200-2610150200-dsw--0-ia5 15-Oct-2026 02:30:06 1078
swis2-VHDL20_DWSG_150400-2610150400-dsw--0-ia5 15-Oct-2026 05:00:19 1103
swis2-VHDL20_DWSG_150800-2610150800-dsw--0-ia5 15-Oct-2026 08:30:04 1467
swis2-VHDL20_DWSG_150800_COR-2610150800-dsw--0-ia5 15-Oct-2026 08:43:33 1551
swis2-VHDL20_DWSG_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:30:03 1590
swis2-VHDL20_DWSG_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:08 1507
swis2-VHDL20_DWSG_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:20 1509
swis2-VHDL20_DWSG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:08 1622
swis2-VHDL20_DWSG_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:30:10 1438
wst04-VHDL20_DWEG_150200-2610150200-omedes--0.pdf 15-Oct-2026 02:30:20 237729
wst04-VHDL20_DWEG_150400-2610150400-omedes--0.pdf 15-Oct-2026 05:00:13 237734
wst04-VHDL20_DWEG_150800-2610150800-omedes--0.pdf 15-Oct-2026 08:30:25 240434
wst04-VHDL20_DWEG_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:30:12 243833
wst04-VHDL20_DWEG_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:17 244302
wst04-VHDL20_DWEG_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:14 243520
wst04-VHDL20_DWEG_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:30 244612
wst04-VHDL20_DWEG_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:30:15 247101
wst04-VHDL20_DWEH_150200-2610150200-omedes--0.pdf 15-Oct-2026 02:30:20 235580
wst04-VHDL20_DWEH_150400-2610150400-omedes--0.pdf 15-Oct-2026 05:00:13 235840
wst04-VHDL20_DWEH_150800-2610150800-omedes--0.pdf 15-Oct-2026 08:30:25 238207
wst04-VHDL20_DWEH_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:30:18 238913
wst04-VHDL20_DWEH_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:21 239608
wst04-VHDL20_DWEH_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:14 239024
wst04-VHDL20_DWEH_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:30 239737
wst04-VHDL20_DWEH_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:30:29 236814
wst04-VHDL20_DWEI_150200-2610150200-omedes--0.pdf 15-Oct-2026 02:30:42 343140
wst04-VHDL20_DWEI_150400-2610150400-omedes--0.pdf 15-Oct-2026 05:00:13 343146
wst04-VHDL20_DWEI_150800-2610150800-omedes--0.pdf 15-Oct-2026 08:30:25 346198
wst04-VHDL20_DWEI_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:30:18 351712
wst04-VHDL20_DWEI_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:21 351741
wst04-VHDL20_DWEI_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:14 351426
wst04-VHDL20_DWEI_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:30 352113
wst04-VHDL20_DWEI_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:30:29 351306
wst04-VHDL20_DWHG_141800-2610141800-omedes--0.pdf 14-Oct-2026 18:45:23 332325
wst04-VHDL20_DWHG_150200-2610150200-omedes--0.pdf 15-Oct-2026 02:49:13 331628
wst04-VHDL20_DWHG_150400-2610150400-omedes--0.pdf 15-Oct-2026 05:00:19 331331
wst04-VHDL20_DWHG_150800-2610150800-omedes--0.pdf 15-Oct-2026 08:30:41 333980
wst04-VHDL20_DWHG_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:45:19 335707
wst04-VHDL20_DWHG_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:47:40 333545
wst04-VHDL20_DWHG_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:18 333344
wst04-VHDL20_DWHG_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:42 335843
wst04-VHDL20_DWHH_141800-2610141800-omedes--0.pdf 14-Oct-2026 18:45:23 312667
wst04-VHDL20_DWHH_150200-2610150200-omedes--0.pdf 15-Oct-2026 02:49:13 312519
wst04-VHDL20_DWHH_150400-2610150400-omedes--0.pdf 15-Oct-2026 05:00:19 219865
wst04-VHDL20_DWHH_150800-2610150800-omedes--0.pdf 15-Oct-2026 08:30:41 314306
wst04-VHDL20_DWHH_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:45:19 326791
wst04-VHDL20_DWHH_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:47:40 325605
wst04-VHDL20_DWHH_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:18 226912
wst04-VHDL20_DWHH_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:42 327324
wst04-VHDL20_DWLG_150200-2610150200-omedes--0.pdf 15-Oct-2026 02:30:42 322528
wst04-VHDL20_DWLG_150400-2610150400-omedes--0.pdf 15-Oct-2026 05:00:43 321043
wst04-VHDL20_DWLG_150800-2610150800-omedes--0.pdf 15-Oct-2026 08:30:49 323478
wst04-VHDL20_DWLG_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:31:30 326625
wst04-VHDL20_DWLG_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:25 325490
wst04-VHDL20_DWLG_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:44 325107
wst04-VHDL20_DWLG_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:44 327237
wst04-VHDL20_DWLG_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:31:43 336587
wst04-VHDL20_DWLH_150200-2610150200-omedes--0.pdf 15-Oct-2026 02:30:42 324873
wst04-VHDL20_DWLH_150400-2610150400-omedes--0.pdf 15-Oct-2026 05:00:43 323969
wst04-VHDL20_DWLH_150800-2610150800-omedes--0.pdf 15-Oct-2026 08:30:51 326556
wst04-VHDL20_DWLH_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:31:30 327148
wst04-VHDL20_DWLH_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:25 326016
wst04-VHDL20_DWLH_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:44 325897
wst04-VHDL20_DWLH_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:44 327343
wst04-VHDL20_DWLH_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:31:32 328302
wst04-VHDL20_DWLI_150200-2610150200-omedes--0.pdf 15-Oct-2026 02:30:42 322833
wst04-VHDL20_DWLI_150400-2610150400-omedes--0.pdf 15-Oct-2026 05:00:43 321922
wst04-VHDL20_DWLI_150800-2610150800-omedes--0.pdf 15-Oct-2026 08:30:49 368764
wst04-VHDL20_DWLI_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:31:30 328513
wst04-VHDL20_DWLI_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:25 327356
wst04-VHDL20_DWLI_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:44 327201
wst04-VHDL20_DWLI_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:44 373120
wst04-VHDL20_DWLI_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:31:32 331592
wst04-VHDL20_DWMO_150200-2610150200-omedes--0.pdf 15-Oct-2026 02:30:20 441283
wst04-VHDL20_DWMO_150400-2610150400-omedes--0.pdf 15-Oct-2026 05:00:19 441128
wst04-VHDL20_DWMO_150800-2610150800-omedes--0.pdf 15-Oct-2026 08:30:25 441909
wst04-VHDL20_DWMO_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:30:20 457036
wst04-VHDL20_DWMO_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:17 456973
wst04-VHDL20_DWMO_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:18 458000
wst04-VHDL20_DWMO_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:30 458209
wst04-VHDL20_DWMO_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:30:29 456759
wst04-VHDL20_DWMP_150200-2610150200-omedes--0.pdf 15-Oct-2026 02:30:20 561733
wst04-VHDL20_DWMP_150400-2610150400-omedes--0.pdf 15-Oct-2026 05:00:19 561671
wst04-VHDL20_DWMP_150800-2610150800-omedes--0.pdf 15-Oct-2026 08:30:34 563378
wst04-VHDL20_DWMP_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:30:20 565426
wst04-VHDL20_DWMP_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:17 564598
wst04-VHDL20_DWMP_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:18 564808
wst04-VHDL20_DWMP_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:40 566776
wst04-VHDL20_DWMP_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:30:29 561088
wst04-VHDL20_DWPG_150200-2610150200-omedes--0.pdf 15-Oct-2026 02:30:42 237503
wst04-VHDL20_DWPG_150400-2610150400-omedes--0.pdf 15-Oct-2026 05:00:33 332091
wst04-VHDL20_DWPG_150800-2610150800-omedes--0.pdf 15-Oct-2026 08:30:51 378809
wst04-VHDL20_DWPG_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:31:30 343453
wst04-VHDL20_DWPG_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:44 242140
wst04-VHDL20_DWPG_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:34 342258
wst04-VHDL20_DWPG_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:48 387840
wst04-VHDL20_DWPG_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:31:32 338496
wst04-VHDL20_DWPH_150200-2610150200-omedes--0.pdf 15-Oct-2026 02:30:42 230231
wst04-VHDL20_DWPH_150400-2610150400-omedes--0.pdf 15-Oct-2026 05:00:33 229657
wst04-VHDL20_DWPH_150800-2610150800-omedes--0.pdf 15-Oct-2026 08:30:49 230968
wst04-VHDL20_DWPH_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:31:30 236390
wst04-VHDL20_DWPH_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:25 235938
wst04-VHDL20_DWPH_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:34 236203
wst04-VHDL20_DWPH_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:44 236857
wst04-VHDL20_DWPH_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:31:32 236051
wst04-VHDL20_DWSG_150200-2610150200-omedes--0.pdf 15-Oct-2026 02:30:20 343250
wst04-VHDL20_DWSG_150400-2610150400-omedes--0.pdf 15-Oct-2026 05:00:13 343011
wst04-VHDL20_DWSG_150800-2610150800-omedes--0.pdf 15-Oct-2026 08:30:11 344136
wst04-VHDL20_DWSG_150800_COR-2610150800-omedes-..> 15-Oct-2026 08:41:19 344312
wst04-VHDL20_DWSG_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:30:14 348504
wst04-VHDL20_DWSG_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:16 348264
wst04-VHDL20_DWSG_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:14 348265
wst04-VHDL20_DWSG_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:30 348412
wst04-VHDL20_DWSG_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:30:15 349273