Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_120600 12-Nov-2026 14:01:49 4228
FPDL13_DWMZ_130600 13-Nov-2026 11:33:55 6933
SXDL31_DWAV_120810 12-Nov-2026 08:39:19 8057
SXDL31_DWAV_121810 12-Nov-2026 16:39:33 11509
SXDL31_DWAV_130810 13-Nov-2026 08:57:19 12757
SXDL31_DWAV_131810 13-Nov-2026 15:16:05 7611
SXDL31_DWAV_LATEST 13-Nov-2026 15:16:05 7611
SXDL33_DWAV_120000 12-Nov-2026 11:19:49 6690
SXDL33_DWAV_130000 13-Nov-2026 11:03:44 10613
SXDL33_DWAV_LATEST 13-Nov-2026 11:03:44 10613
ber01-FWDL39_DWMS_121200-2611121200-dsw--0-ia5 12-Nov-2026 12:14:38 1430
ber01-FWDL39_DWMS_131200-2611131200-dsw--0-ia5 13-Nov-2026 12:09:38 1476
ber01-VHDL13_DWEG_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:13 2982
ber01-VHDL13_DWEG_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:14 3486
ber01-VHDL13_DWEG_130800_COR-2611130800-dsw--0-ia5 13-Nov-2026 09:36:44 3595
ber01-VHDL13_DWEH_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:13 3030
ber01-VHDL13_DWEH_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:14 3786
ber01-VHDL13_DWEH_130800_COR-2611130800-dsw--0-ia5 13-Nov-2026 09:36:38 4032
ber01-VHDL13_DWEI_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:13 2712
ber01-VHDL13_DWEI_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:14 3296
ber01-VHDL13_DWEI_130800_COR-2611130800-dsw--0-ia5 13-Nov-2026 09:36:38 3344
ber01-VHDL13_DWHG_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:09 4009
ber01-VHDL13_DWHG_120800_COR-2611120800-dsw--0-ia5 12-Nov-2026 15:13:03 4019
ber01-VHDL13_DWHG_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:10 4267
ber01-VHDL13_DWHH_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:09 3770
ber01-VHDL13_DWHH_120800_COR-2611120800-dsw--0-ia5 12-Nov-2026 15:13:31 3819
ber01-VHDL13_DWHH_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:10 3953
ber01-VHDL13_DWLG_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:09 3176
ber01-VHDL13_DWLG_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:04 2833
ber01-VHDL13_DWLH_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:09 2905
ber01-VHDL13_DWLH_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:04 2689
ber01-VHDL13_DWLI_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:09 2562
ber01-VHDL13_DWLI_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:04 2467
ber01-VHDL13_DWMO_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:03 3376
ber01-VHDL13_DWMO_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:04 3209
ber01-VHDL13_DWMP_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:03 3922
ber01-VHDL13_DWMP_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:04 3191
ber01-VHDL13_DWOG_120300-2611120300-dsw--0-ia5 12-Nov-2026 04:00:15 5435
ber01-VHDL13_DWOG_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:03 5320
ber01-VHDL13_DWOG_121700-2611121700-dsw--0-ia5 12-Nov-2026 19:00:06 4483
ber01-VHDL13_DWOG_130300-2611130300-dsw--0-ia5 13-Nov-2026 04:00:19 4203
ber01-VHDL13_DWOG_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:08 4043
ber01-VHDL13_DWOG_131700-2611131700-dsw--0-ia5 13-Nov-2026 19:00:26 4157
ber01-VHDL13_DWON_120218-2611120218-dsw--0-ia5 12-Nov-2026 02:18:12 3870
ber01-VHDL13_DWON_120629-2611120629-dsw--0-ia5 12-Nov-2026 06:29:45 4308
ber01-VHDL13_DWON_120705-2611120705-dsw--0-ia5 12-Nov-2026 07:06:17 4315
ber01-VHDL13_DWON_121117-2611121117-dsw--0-ia5 12-Nov-2026 11:17:14 4253
ber01-VHDL13_DWON_121521-2611121521-dsw--0-ia5 12-Nov-2026 15:21:54 3625
ber01-VHDL13_DWON_121556-2611121556-dsw--0-ia5 12-Nov-2026 15:57:16 3625
ber01-VHDL13_DWON_121733-2611121733-dsw--0-ia5 12-Nov-2026 17:33:59 3619
ber01-VHDL13_DWON_122152-2611122152-dsw--0-ia5 12-Nov-2026 21:52:12 3619
ber01-VHDL13_DWON_122153-2611122153-dsw--0-ia5 12-Nov-2026 21:53:28 3610
ber01-VHDL13_DWON_130017-2611130017-dsw--0-ia5 13-Nov-2026 00:17:58 3134
ber01-VHDL13_DWON_130204-2611130204-dsw--0-ia5 13-Nov-2026 02:04:45 3134
ber01-VHDL13_DWON_130622-2611130622-dsw--0-ia5 13-Nov-2026 06:22:18 3811
ber01-VHDL13_DWON_130906-2611130906-dsw--0-ia5 13-Nov-2026 09:06:55 3703
ber01-VHDL13_DWON_131419-2611131419-dsw--0-ia5 13-Nov-2026 14:19:15 3950
ber01-VHDL13_DWON_131758-2611131758-dsw--0-ia5 13-Nov-2026 17:58:38 3563
ber01-VHDL13_DWPG_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:09 2686
ber01-VHDL13_DWPG_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:04 2288
ber01-VHDL13_DWPH_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:09 3755
ber01-VHDL13_DWPH_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:04 3326
ber01-VHDL13_DWSG_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:03 3775
ber01-VHDL13_DWSG_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:28 3584
ber01-VHDL17_DWOG_121200-2611121200-dsw--0-ia5 12-Nov-2026 12:32:54 2771
ber01-VHDL17_DWOG_131200-2611131200-dsw--0-ia5 13-Nov-2026 12:04:21 2444
swis2-VHDL20_DWEG_120200-2611120200-dsw--0-ia5 12-Nov-2026 03:30:08 1674
swis2-VHDL20_DWEG_120400-2611120400-dsw--0-ia5 12-Nov-2026 06:01:05 1423
swis2-VHDL20_DWEG_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:03 2096
swis2-VHDL20_DWEG_121800-2611121800-dsw--0-ia5 12-Nov-2026 19:30:05 2155
swis2-VHDL20_DWEG_130200-2611130200-dsw--0-ia5 13-Nov-2026 03:30:04 1982
swis2-VHDL20_DWEG_130400-2611130400-dsw--0-ia5 13-Nov-2026 06:01:07 2090
swis2-VHDL20_DWEG_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:08 2643
swis2-VHDL20_DWEG_130800_COR-2611130800-dsw--0-ia5 13-Nov-2026 09:36:38 2030
swis2-VHDL20_DWEG_131800-2611131800-dsw--0-ia5 13-Nov-2026 19:30:04 2102
swis2-VHDL20_DWEH_120200-2611120200-dsw--0-ia5 12-Nov-2026 03:30:08 1262
swis2-VHDL20_DWEH_120400-2611120400-dsw--0-ia5 12-Nov-2026 06:01:05 1488
swis2-VHDL20_DWEH_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:03 2177
swis2-VHDL20_DWEH_121800-2611121800-dsw--0-ia5 12-Nov-2026 19:30:05 2381
swis2-VHDL20_DWEH_130200-2611130200-dsw--0-ia5 13-Nov-2026 03:30:04 2352
swis2-VHDL20_DWEH_130400-2611130400-dsw--0-ia5 13-Nov-2026 06:01:07 2255
swis2-VHDL20_DWEH_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:08 2794
swis2-VHDL20_DWEH_130800_COR-2611130800-dsw--0-ia5 13-Nov-2026 09:36:36 2282
swis2-VHDL20_DWEH_131800-2611131800-dsw--0-ia5 13-Nov-2026 19:30:04 2250
swis2-VHDL20_DWEI_120200-2611120200-dsw--0-ia5 12-Nov-2026 03:30:08 1653
swis2-VHDL20_DWEI_120400-2611120400-dsw--0-ia5 12-Nov-2026 06:01:05 1447
swis2-VHDL20_DWEI_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:03 2009
swis2-VHDL20_DWEI_121800-2611121800-dsw--0-ia5 12-Nov-2026 19:30:05 2109
swis2-VHDL20_DWEI_130200-2611130200-dsw--0-ia5 13-Nov-2026 03:30:04 2062
swis2-VHDL20_DWEI_130400-2611130400-dsw--0-ia5 13-Nov-2026 06:01:07 2103
swis2-VHDL20_DWEI_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:08 2615
swis2-VHDL20_DWEI_130800_COR-2611130800-dsw--0-ia5 13-Nov-2026 09:36:38 1917
swis2-VHDL20_DWEI_131800-2611131800-dsw--0-ia5 13-Nov-2026 19:30:04 2154
swis2-VHDL20_DWHG_120400-2611120400-dsw--0-ia5 12-Nov-2026 06:00:20 2573
swis2-VHDL20_DWHG_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:09 2922
swis2-VHDL20_DWHG_121800-2611121800-dsw--0-ia5 12-Nov-2026 19:45:11 2789
swis2-VHDL20_DWHG_130400-2611130400-dsw--0-ia5 13-Nov-2026 06:00:14 2278
swis2-VHDL20_DWHG_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:10 3255
swis2-VHDL20_DWHG_131800-2611131800-dsw--0-ia5 13-Nov-2026 19:45:25 2994
swis2-VHDL20_DWHH_120200-2611120200-dsw--0-ia5 12-Nov-2026 03:45:12 2934
swis2-VHDL20_DWHH_120400-2611120400-dsw--0-ia5 12-Nov-2026 06:00:20 2537
swis2-VHDL20_DWHH_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:09 2548
swis2-VHDL20_DWHH_121800-2611121800-dsw--0-ia5 12-Nov-2026 19:45:11 2510
swis2-VHDL20_DWHH_130200-2611130200-dsw--0-ia5 13-Nov-2026 03:45:15 2158
swis2-VHDL20_DWHH_130400-2611130400-dsw--0-ia5 13-Nov-2026 06:00:14 2281
swis2-VHDL20_DWHH_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:10 2945
swis2-VHDL20_DWHH_131800-2611131800-dsw--0-ia5 13-Nov-2026 19:45:25 2675
swis2-VHDL20_DWLG_120200-2611120200-dsw--0-ia5 12-Nov-2026 03:30:29 1772
swis2-VHDL20_DWLG_120400-2611120400-dsw--0-ia5 12-Nov-2026 06:00:20 1827
swis2-VHDL20_DWLG_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:22 2269
swis2-VHDL20_DWLG_121800-2611121800-dsw--0-ia5 12-Nov-2026 19:31:09 1982
swis2-VHDL20_DWLG_130200-2611130200-dsw--0-ia5 13-Nov-2026 03:30:40 1551
swis2-VHDL20_DWLG_130400-2611130400-dsw--0-ia5 13-Nov-2026 06:00:14 1248
swis2-VHDL20_DWLG_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:24 1694
swis2-VHDL20_DWLG_131800-2611131800-dsw--0-ia5 13-Nov-2026 19:31:08 1651
swis2-VHDL20_DWLH_120200-2611120200-dsw--0-ia5 12-Nov-2026 03:30:29 1513
swis2-VHDL20_DWLH_120400-2611120400-dsw--0-ia5 12-Nov-2026 06:00:20 1468
swis2-VHDL20_DWLH_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:22 2013
swis2-VHDL20_DWLH_121800-2611121800-dsw--0-ia5 12-Nov-2026 19:31:09 1651
swis2-VHDL20_DWLH_130200-2611130200-dsw--0-ia5 13-Nov-2026 03:30:40 1491
swis2-VHDL20_DWLH_130400-2611130400-dsw--0-ia5 13-Nov-2026 06:00:14 1353
swis2-VHDL20_DWLH_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:24 1930
swis2-VHDL20_DWLH_131800-2611131800-dsw--0-ia5 13-Nov-2026 19:31:08 1821
swis2-VHDL20_DWLI_120200-2611120200-dsw--0-ia5 12-Nov-2026 03:30:29 1193
swis2-VHDL20_DWLI_120400-2611120400-dsw--0-ia5 12-Nov-2026 06:00:20 1313
swis2-VHDL20_DWLI_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:22 1733
swis2-VHDL20_DWLI_121800-2611121800-dsw--0-ia5 12-Nov-2026 19:31:09 1321
swis2-VHDL20_DWLI_130200-2611130200-dsw--0-ia5 13-Nov-2026 03:30:40 1353
swis2-VHDL20_DWLI_130400-2611130400-dsw--0-ia5 13-Nov-2026 06:00:14 999
swis2-VHDL20_DWLI_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:24 1516
swis2-VHDL20_DWLI_131800-2611131800-dsw--0-ia5 13-Nov-2026 19:31:08 1758
swis2-VHDL20_DWMO_120200-2611120200-dsw--0-ia5 12-Nov-2026 03:30:02 1678
swis2-VHDL20_DWMO_120400-2611120400-dsw--0-ia5 12-Nov-2026 06:00:11 1710
swis2-VHDL20_DWMO_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:03 2242
swis2-VHDL20_DWMO_121800-2611121800-dsw--0-ia5 12-Nov-2026 19:30:05 1920
swis2-VHDL20_DWMO_130200-2611130200-dsw--0-ia5 13-Nov-2026 03:30:04 1937
swis2-VHDL20_DWMO_130400-2611130400-dsw--0-ia5 13-Nov-2026 06:00:04 1815
swis2-VHDL20_DWMO_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:04 1951
swis2-VHDL20_DWMO_131800-2611131800-dsw--0-ia5 13-Nov-2026 19:30:04 1644
swis2-VHDL20_DWMP_120200-2611120200-dsw--0-ia5 12-Nov-2026 03:30:02 2058
swis2-VHDL20_DWMP_120400-2611120400-dsw--0-ia5 12-Nov-2026 06:00:11 2112
swis2-VHDL20_DWMP_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:03 2747
swis2-VHDL20_DWMP_121800-2611121800-dsw--0-ia5 12-Nov-2026 19:30:05 2151
swis2-VHDL20_DWMP_130200-2611130200-dsw--0-ia5 13-Nov-2026 03:30:04 2058
swis2-VHDL20_DWMP_130400-2611130400-dsw--0-ia5 13-Nov-2026 06:00:04 1998
swis2-VHDL20_DWMP_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:04 2056
swis2-VHDL20_DWMP_131800-2611131800-dsw--0-ia5 13-Nov-2026 19:30:04 1716
swis2-VHDL20_DWPG_120200-2611120200-dsw--0-ia5 12-Nov-2026 03:30:29 1394
swis2-VHDL20_DWPG_120400-2611120400-dsw--0-ia5 12-Nov-2026 06:00:20 1270
swis2-VHDL20_DWPG_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:22 1554
swis2-VHDL20_DWPG_121800-2611121800-dsw--0-ia5 12-Nov-2026 19:31:09 1244
swis2-VHDL20_DWPG_130200-2611130200-dsw--0-ia5 13-Nov-2026 03:30:40 1287
swis2-VHDL20_DWPG_130400-2611130400-dsw--0-ia5 13-Nov-2026 06:00:14 1135
swis2-VHDL20_DWPG_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:24 1345
swis2-VHDL20_DWPG_131800-2611131800-dsw--0-ia5 13-Nov-2026 19:31:08 996
swis2-VHDL20_DWPH_120200-2611120200-dsw--0-ia5 12-Nov-2026 03:30:29 1819
swis2-VHDL20_DWPH_120400-2611120400-dsw--0-ia5 12-Nov-2026 06:00:20 1634
swis2-VHDL20_DWPH_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:22 1919
swis2-VHDL20_DWPH_121800-2611121800-dsw--0-ia5 12-Nov-2026 19:31:09 1646
swis2-VHDL20_DWPH_130200-2611130200-dsw--0-ia5 13-Nov-2026 03:30:40 1612
swis2-VHDL20_DWPH_130400-2611130400-dsw--0-ia5 13-Nov-2026 06:00:14 1658
swis2-VHDL20_DWPH_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:24 1901
swis2-VHDL20_DWPH_131800-2611131800-dsw--0-ia5 13-Nov-2026 19:31:08 1527
swis2-VHDL20_DWSG_120200-2611120200-dsw--0-ia5 12-Nov-2026 03:30:08 1688
swis2-VHDL20_DWSG_120400-2611120400-dsw--0-ia5 12-Nov-2026 06:00:20 1870
swis2-VHDL20_DWSG_120800-2611120800-dsw--0-ia5 12-Nov-2026 09:30:03 2310
swis2-VHDL20_DWSG_121800-2611121800-dsw--0-ia5 12-Nov-2026 19:30:05 1764
swis2-VHDL20_DWSG_130200-2611130200-dsw--0-ia5 13-Nov-2026 03:30:04 1577
swis2-VHDL20_DWSG_130400-2611130400-dsw--0-ia5 13-Nov-2026 06:00:08 1626
swis2-VHDL20_DWSG_130800-2611130800-dsw--0-ia5 13-Nov-2026 09:30:04 2047
swis2-VHDL20_DWSG_131800-2611131800-dsw--0-ia5 13-Nov-2026 19:30:08 2816
wst04-VHDL20_DWEG_120200-2611120200-omedes--0.pdf 12-Nov-2026 03:30:22 234313
wst04-VHDL20_DWEG_120400-2611120400-omedes--0.pdf 12-Nov-2026 06:00:20 233197
wst04-VHDL20_DWEG_120800-2611120800-omedes--0.pdf 12-Nov-2026 09:30:18 237941
wst04-VHDL20_DWEG_121800-2611121800-omedes--0.pdf 12-Nov-2026 19:30:18 235933
wst04-VHDL20_DWEG_130200-2611130200-omedes--0.pdf 13-Nov-2026 03:30:40 236481
wst04-VHDL20_DWEG_130400-2611130400-omedes--0.pdf 13-Nov-2026 06:00:14 235799
wst04-VHDL20_DWEG_130800-2611130800-omedes--0.pdf 13-Nov-2026 09:30:18 237603
wst04-VHDL20_DWEG_130800_COR-2611130800-omedes-..> 13-Nov-2026 09:36:44 237357
wst04-VHDL20_DWEG_131800-2611131800-omedes--0.pdf 13-Nov-2026 19:30:33 236414
wst04-VHDL20_DWEH_120200-2611120200-omedes--0.pdf 12-Nov-2026 03:30:15 230939
wst04-VHDL20_DWEH_120400-2611120400-omedes--0.pdf 12-Nov-2026 06:00:20 229641
wst04-VHDL20_DWEH_120800-2611120800-omedes--0.pdf 12-Nov-2026 09:30:18 234698
wst04-VHDL20_DWEH_121800-2611121800-omedes--0.pdf 12-Nov-2026 19:30:18 233002
wst04-VHDL20_DWEH_130200-2611130200-omedes--0.pdf 13-Nov-2026 03:30:40 234879
wst04-VHDL20_DWEH_130400-2611130400-omedes--0.pdf 13-Nov-2026 06:00:14 234147
wst04-VHDL20_DWEH_130800-2611130800-omedes--0.pdf 13-Nov-2026 09:30:18 235326
wst04-VHDL20_DWEH_130800_COR-2611130800-omedes-..> 13-Nov-2026 09:36:44 233423
wst04-VHDL20_DWEH_131800-2611131800-omedes--0.pdf 13-Nov-2026 19:30:25 231563
wst04-VHDL20_DWEI_120200-2611120200-omedes--0.pdf 12-Nov-2026 03:30:22 329905
wst04-VHDL20_DWEI_120400-2611120400-omedes--0.pdf 12-Nov-2026 06:00:20 329162
wst04-VHDL20_DWEI_120800-2611120800-omedes--0.pdf 12-Nov-2026 09:30:18 336007
wst04-VHDL20_DWEI_121800-2611121800-omedes--0.pdf 12-Nov-2026 19:30:18 335207
wst04-VHDL20_DWEI_130200-2611130200-omedes--0.pdf 13-Nov-2026 03:30:40 335443
wst04-VHDL20_DWEI_130400-2611130400-omedes--0.pdf 13-Nov-2026 06:00:14 334936
wst04-VHDL20_DWEI_130800-2611130800-omedes--0.pdf 13-Nov-2026 09:30:18 336145
wst04-VHDL20_DWEI_130800_COR-2611130800-omedes-..> 13-Nov-2026 09:36:44 333135
wst04-VHDL20_DWEI_131800-2611131800-omedes--0.pdf 13-Nov-2026 19:30:33 333458
wst04-VHDL20_DWHG_120200-2611120200-omedes--0.pdf 12-Nov-2026 03:45:17 322657
wst04-VHDL20_DWHG_120400-2611120400-omedes--0.pdf 12-Nov-2026 06:00:20 321381
wst04-VHDL20_DWHG_120800-2611120800-omedes--0.pdf 12-Nov-2026 09:30:37 326651
wst04-VHDL20_DWHG_121800-2611121800-omedes--0.pdf 12-Nov-2026 19:45:13 326833
wst04-VHDL20_DWHG_130200-2611130200-omedes--0.pdf 13-Nov-2026 03:45:15 325500
wst04-VHDL20_DWHG_130400-2611130400-omedes--0.pdf 13-Nov-2026 06:00:24 326100
wst04-VHDL20_DWHG_130800-2611130800-omedes--0.pdf 13-Nov-2026 09:30:34 328252
wst04-VHDL20_DWHG_131800-2611131800-omedes--0.pdf 13-Nov-2026 19:45:25 325749
wst04-VHDL20_DWHH_120200-2611120200-omedes--0.pdf 12-Nov-2026 03:45:17 316937
wst04-VHDL20_DWHH_120400-2611120400-omedes--0.pdf 12-Nov-2026 06:00:20 225941
wst04-VHDL20_DWHH_120800-2611120800-omedes--0.pdf 12-Nov-2026 09:30:37 318313
wst04-VHDL20_DWHH_121800-2611121800-omedes--0.pdf 12-Nov-2026 19:45:13 318855
wst04-VHDL20_DWHH_130200-2611130200-omedes--0.pdf 13-Nov-2026 03:45:15 318672
wst04-VHDL20_DWHH_130400-2611130400-omedes--0.pdf 13-Nov-2026 06:00:24 225010
wst04-VHDL20_DWHH_130800-2611130800-omedes--0.pdf 13-Nov-2026 09:30:39 319829
wst04-VHDL20_DWHH_131800-2611131800-omedes--0.pdf 13-Nov-2026 19:45:25 315624
wst04-VHDL20_DWLG_120200-2611120200-omedes--0.pdf 12-Nov-2026 03:30:29 358683
wst04-VHDL20_DWLG_120400-2611120400-omedes--0.pdf 12-Nov-2026 06:00:43 314193
wst04-VHDL20_DWLG_120800-2611120800-omedes--0.pdf 12-Nov-2026 09:30:59 317315
wst04-VHDL20_DWLG_121800-2611121800-omedes--0.pdf 12-Nov-2026 19:31:23 317037
wst04-VHDL20_DWLG_130200-2611130200-omedes--0.pdf 13-Nov-2026 03:30:40 315753
wst04-VHDL20_DWLG_130400-2611130400-omedes--0.pdf 13-Nov-2026 06:00:47 314596
wst04-VHDL20_DWLG_130800-2611130800-omedes--0.pdf 13-Nov-2026 09:30:43 316338
wst04-VHDL20_DWLG_131800-2611131800-omedes--0.pdf 13-Nov-2026 19:31:23 312384
wst04-VHDL20_DWLH_120200-2611120200-omedes--0.pdf 12-Nov-2026 03:30:24 358266
wst04-VHDL20_DWLH_120400-2611120400-omedes--0.pdf 12-Nov-2026 06:00:43 313082
wst04-VHDL20_DWLH_120800-2611120800-omedes--0.pdf 12-Nov-2026 09:30:59 321007
wst04-VHDL20_DWLH_121800-2611121800-omedes--0.pdf 12-Nov-2026 19:31:38 320701
wst04-VHDL20_DWLH_130200-2611130200-omedes--0.pdf 13-Nov-2026 03:30:40 320294
wst04-VHDL20_DWLH_130400-2611130400-omedes--0.pdf 13-Nov-2026 06:00:47 319311
wst04-VHDL20_DWLH_130800-2611130800-omedes--0.pdf 13-Nov-2026 09:30:43 320833
wst04-VHDL20_DWLH_131800-2611131800-omedes--0.pdf 13-Nov-2026 19:31:23 316176
wst04-VHDL20_DWLI_120200-2611120200-omedes--0.pdf 12-Nov-2026 03:30:24 363319
wst04-VHDL20_DWLI_120400-2611120400-omedes--0.pdf 12-Nov-2026 06:00:43 318324
wst04-VHDL20_DWLI_120800-2611120800-omedes--0.pdf 12-Nov-2026 09:30:59 369005
wst04-VHDL20_DWLI_121800-2611121800-omedes--0.pdf 12-Nov-2026 19:31:23 323996
wst04-VHDL20_DWLI_130200-2611130200-omedes--0.pdf 13-Nov-2026 03:30:40 323067
wst04-VHDL20_DWLI_130400-2611130400-omedes--0.pdf 13-Nov-2026 06:00:47 322628
wst04-VHDL20_DWLI_130800-2611130800-omedes--0.pdf 13-Nov-2026 09:30:49 368899
wst04-VHDL20_DWLI_131800-2611131800-omedes--0.pdf 13-Nov-2026 19:31:23 315076
wst04-VHDL20_DWMO_120200-2611120200-omedes--0.pdf 12-Nov-2026 03:30:15 441234
wst04-VHDL20_DWMO_120400-2611120400-omedes--0.pdf 12-Nov-2026 06:00:20 441772
wst04-VHDL20_DWMO_120800-2611120800-omedes--0.pdf 12-Nov-2026 09:30:24 430695
wst04-VHDL20_DWMO_121800-2611121800-omedes--0.pdf 12-Nov-2026 19:30:24 430061
wst04-VHDL20_DWMO_130200-2611130200-omedes--0.pdf 13-Nov-2026 03:30:13 430407
wst04-VHDL20_DWMO_130400-2611130400-omedes--0.pdf 13-Nov-2026 06:00:18 431053
wst04-VHDL20_DWMO_130800-2611130800-omedes--0.pdf 13-Nov-2026 09:30:14 430719
wst04-VHDL20_DWMO_131800-2611131800-omedes--0.pdf 13-Nov-2026 19:30:25 416025
wst04-VHDL20_DWMP_120200-2611120200-omedes--0.pdf 12-Nov-2026 03:30:24 565533
wst04-VHDL20_DWMP_120400-2611120400-omedes--0.pdf 12-Nov-2026 06:00:20 565395
wst04-VHDL20_DWMP_120800-2611120800-omedes--0.pdf 12-Nov-2026 09:30:24 555112
wst04-VHDL20_DWMP_121800-2611121800-omedes--0.pdf 12-Nov-2026 19:30:24 553479
wst04-VHDL20_DWMP_130200-2611130200-omedes--0.pdf 13-Nov-2026 03:30:40 553016
wst04-VHDL20_DWMP_130400-2611130400-omedes--0.pdf 13-Nov-2026 06:00:18 552951
wst04-VHDL20_DWMP_130800-2611130800-omedes--0.pdf 13-Nov-2026 09:30:28 553816
wst04-VHDL20_DWMP_131800-2611131800-omedes--0.pdf 13-Nov-2026 19:30:33 525456
wst04-VHDL20_DWPG_120200-2611120200-omedes--0.pdf 12-Nov-2026 03:30:29 225760
wst04-VHDL20_DWPG_120400-2611120400-omedes--0.pdf 12-Nov-2026 06:00:41 312112
wst04-VHDL20_DWPG_120800-2611120800-omedes--0.pdf 12-Nov-2026 09:30:59 363981
wst04-VHDL20_DWPG_121800-2611121800-omedes--0.pdf 12-Nov-2026 19:31:23 319153
wst04-VHDL20_DWPG_130200-2611130200-omedes--0.pdf 13-Nov-2026 03:30:40 229595
wst04-VHDL20_DWPG_130400-2611130400-omedes--0.pdf 13-Nov-2026 06:00:35 318018
wst04-VHDL20_DWPG_130800-2611130800-omedes--0.pdf 13-Nov-2026 09:30:49 363807
wst04-VHDL20_DWPG_131800-2611131800-omedes--0.pdf 13-Nov-2026 19:31:27 315413
wst04-VHDL20_DWPH_120200-2611120200-omedes--0.pdf 12-Nov-2026 03:30:24 272055
wst04-VHDL20_DWPH_120400-2611120400-omedes--0.pdf 12-Nov-2026 06:00:41 226639
wst04-VHDL20_DWPH_120800-2611120800-omedes--0.pdf 12-Nov-2026 09:30:59 228382
wst04-VHDL20_DWPH_121800-2611121800-omedes--0.pdf 12-Nov-2026 19:31:23 228512
wst04-VHDL20_DWPH_130200-2611130200-omedes--0.pdf 13-Nov-2026 03:30:40 228350
wst04-VHDL20_DWPH_130400-2611130400-omedes--0.pdf 13-Nov-2026 06:00:35 228357
wst04-VHDL20_DWPH_130800-2611130800-omedes--0.pdf 13-Nov-2026 09:30:43 228908
wst04-VHDL20_DWPH_131800-2611131800-omedes--0.pdf 13-Nov-2026 19:31:23 229754
wst04-VHDL20_DWSG_120200-2611120200-omedes--0.pdf 12-Nov-2026 03:30:15 348416
wst04-VHDL20_DWSG_120400-2611120400-omedes--0.pdf 12-Nov-2026 06:00:20 348340
wst04-VHDL20_DWSG_120800-2611120800-omedes--0.pdf 12-Nov-2026 09:30:18 346222
wst04-VHDL20_DWSG_121800-2611121800-omedes--0.pdf 12-Nov-2026 19:30:13 339719
wst04-VHDL20_DWSG_130200-2611130200-omedes--0.pdf 13-Nov-2026 03:30:13 339787
wst04-VHDL20_DWSG_130400-2611130400-omedes--0.pdf 13-Nov-2026 06:00:14 340038
wst04-VHDL20_DWSG_130800-2611130800-omedes--0.pdf 13-Nov-2026 09:30:28 340404
wst04-VHDL20_DWSG_131800-2611131800-omedes--0.pdf 13-Nov-2026 19:30:16 335061