Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_160600 16-Oct-2026 12:46:28 3128
FPDL13_DWMZ_170600 17-Oct-2026 14:21:58 6238
SXDL31_DWAV_151800 15-Oct-2026 17:13:04 10267
SXDL31_DWAV_160800 16-Oct-2026 08:15:10 13150
SXDL31_DWAV_161800 16-Oct-2026 16:51:45 9202
SXDL31_DWAV_170800 17-Oct-2026 07:20:10 10205
SXDL31_DWAV_LATEST 17-Oct-2026 07:20:10 10205
SXDL33_DWAV_160000 16-Oct-2026 10:12:28 9042
SXDL33_DWAV_170000 17-Oct-2026 10:05:24 9001
SXDL33_DWAV_LATEST 17-Oct-2026 10:05:24 9001
ber01-FWDL39_DWMS_161200-2610161200-dsw--0-ia5 16-Oct-2026 11:04:43 2114
ber01-FWDL39_DWMS_171200-2610171200-dsw--0-ia5 17-Oct-2026 11:43:09 1359
ber01-VHDL13_DWEG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:20 3146
ber01-VHDL13_DWEG_160800_COR-2610160800-dsw--0-ia5 16-Oct-2026 18:18:34 2816
ber01-VHDL13_DWEG_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:30 3026
ber01-VHDL13_DWEH_150800_COR-2610150800-dsw--0-ia5 16-Oct-2026 04:47:23 3439
ber01-VHDL13_DWEH_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:20 3589
ber01-VHDL13_DWEH_160800_COR-2610160800-dsw--0-ia5 16-Oct-2026 18:18:24 3183
ber01-VHDL13_DWEH_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:30 3233
ber01-VHDL13_DWEI_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:20 3135
ber01-VHDL13_DWEI_160800_COR-2610160800-dsw--0-ia5 16-Oct-2026 18:18:14 2852
ber01-VHDL13_DWEI_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:30 2946
ber01-VHDL13_DWHG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:10 3292
ber01-VHDL13_DWHG_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:09 3235
ber01-VHDL13_DWHH_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:10 3322
ber01-VHDL13_DWHH_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:08 3477
ber01-VHDL13_DWLG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:02 2266
ber01-VHDL13_DWLG_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:02 2471
ber01-VHDL13_DWLH_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:02 2479
ber01-VHDL13_DWLH_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:02 2581
ber01-VHDL13_DWLI_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:02 2304
ber01-VHDL13_DWLI_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:02 2338
ber01-VHDL13_DWMO_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:04 3252
ber01-VHDL13_DWMO_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:08 3178
ber01-VHDL13_DWMP_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:04 3412
ber01-VHDL13_DWMP_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:08 3765
ber01-VHDL13_DWOG_151700-2610151700-dsw--0-ia5 15-Oct-2026 18:00:04 3442
ber01-VHDL13_DWOG_160300-2610160300-dsw--0-ia5 16-Oct-2026 03:03:39 4013
ber01-VHDL13_DWOG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:04 4423
ber01-VHDL13_DWOG_161700-2610161700-dsw--0-ia5 16-Oct-2026 18:00:08 4143
ber01-VHDL13_DWOG_170300-2610170300-dsw--0-ia5 17-Oct-2026 03:02:14 5273
ber01-VHDL13_DWOG_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:04 4888
ber01-VHDL13_DWON_151538-2610151538-dsw--0-ia5 15-Oct-2026 15:38:26 3876
ber01-VHDL13_DWON_151632-2610151632-dsw--0-ia5 15-Oct-2026 16:32:14 3876
ber01-VHDL13_DWON_160103-2610160103-dsw--0-ia5 16-Oct-2026 01:03:11 3569
ber01-VHDL13_DWON_160236-2610160236-dsw--0-ia5 16-Oct-2026 02:37:13 3578
ber01-VHDL13_DWON_160501-2610160501-dsw--0-ia5 16-Oct-2026 05:01:53 4342
ber01-VHDL13_DWON_160520-2610160520-dsw--0-ia5 16-Oct-2026 05:20:58 4517
ber01-VHDL13_DWON_160536-2610160536-dsw--0-ia5 16-Oct-2026 05:36:59 4517
ber01-VHDL13_DWON_160624-2610160624-dsw--0-ia5 16-Oct-2026 06:24:43 4517
ber01-VHDL13_DWON_160733-2610160733-dsw--0-ia5 16-Oct-2026 07:33:43 4515
ber01-VHDL13_DWON_161443-2610161443-dsw--0-ia5 16-Oct-2026 14:43:45 4229
ber01-VHDL13_DWON_161708-2610161708-dsw--0-ia5 16-Oct-2026 17:08:24 3728
ber01-VHDL13_DWON_161949-2610161949-dsw--0-ia5 16-Oct-2026 19:49:39 3993
ber01-VHDL13_DWON_170128-2610170128-dsw--0-ia5 17-Oct-2026 01:28:20 3965
ber01-VHDL13_DWON_170252-2610170252-dsw--0-ia5 17-Oct-2026 02:53:26 3965
ber01-VHDL13_DWON_170447-2610170447-dsw--0-ia5 17-Oct-2026 04:47:48 3958
ber01-VHDL13_DWON_170645-2610170645-dsw--0-ia5 17-Oct-2026 06:45:36 4220
ber01-VHDL13_DWON_171054-2610171054-dsw--0-ia5 17-Oct-2026 10:54:22 4220
ber01-VHDL13_DWON_171420-2610171420-dsw--0-ia5 17-Oct-2026 14:20:19 3626
ber01-VHDL13_DWPG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:02 2409
ber01-VHDL13_DWPG_160800_COR-2610160800-dsw--0-ia5 16-Oct-2026 08:37:40 2387
ber01-VHDL13_DWPG_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:02 2460
ber01-VHDL13_DWPH_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:02 3028
ber01-VHDL13_DWPH_160800_COR-2610160800-dsw--0-ia5 16-Oct-2026 08:37:56 3031
ber01-VHDL13_DWPH_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:02 3668
ber01-VHDL13_DWSG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:08 2915
ber01-VHDL13_DWSG_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:04 2689
ber01-VHDL17_DWOG_161200-2610161200-dsw--0-ia5 16-Oct-2026 11:37:39 3057
ber01-VHDL17_DWOG_171200-2610171200-dsw--0-ia5 17-Oct-2026 11:06:08 2927
swis2-VHDL20_DWEG_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:30:08 1359
swis2-VHDL20_DWEG_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:08 1388
swis2-VHDL20_DWEG_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:01:18 1367
swis2-VHDL20_DWEG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:08 1682
swis2-VHDL20_DWEG_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:30:10 1248
swis2-VHDL20_DWEG_170200-2610170200-dsw--0-ia5 17-Oct-2026 02:30:04 1087
swis2-VHDL20_DWEG_170400-2610170400-dsw--0-ia5 17-Oct-2026 05:01:23 1244
swis2-VHDL20_DWEG_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:04 1534
swis2-VHDL20_DWEH_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:30:08 1352
swis2-VHDL20_DWEH_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:08 1126
swis2-VHDL20_DWEH_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:01:18 1434
swis2-VHDL20_DWEH_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:08 1798
swis2-VHDL20_DWEH_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:30:10 1436
swis2-VHDL20_DWEH_170200-2610170200-dsw--0-ia5 17-Oct-2026 02:30:04 1109
swis2-VHDL20_DWEH_170400-2610170400-dsw--0-ia5 17-Oct-2026 05:01:23 1497
swis2-VHDL20_DWEH_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:04 1803
swis2-VHDL20_DWEI_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:30:08 1380
swis2-VHDL20_DWEI_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:08 1437
swis2-VHDL20_DWEI_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:01:18 1435
swis2-VHDL20_DWEI_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:08 1763
swis2-VHDL20_DWEI_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:30:10 1280
swis2-VHDL20_DWEI_170200-2610170200-dsw--0-ia5 17-Oct-2026 02:30:04 1134
swis2-VHDL20_DWEI_170400-2610170400-dsw--0-ia5 17-Oct-2026 05:01:23 1318
swis2-VHDL20_DWEI_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:04 1621
swis2-VHDL20_DWHG_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:45:19 2475
swis2-VHDL20_DWHG_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:18 1445
swis2-VHDL20_DWHG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:10 1858
swis2-VHDL20_DWHG_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:45:25 1659
swis2-VHDL20_DWHG_170400-2610170400-dsw--0-ia5 17-Oct-2026 05:00:18 1603
swis2-VHDL20_DWHG_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:08 2025
swis2-VHDL20_DWHH_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:45:19 2369
swis2-VHDL20_DWHH_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:47:39 1541
swis2-VHDL20_DWHH_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:18 1535
swis2-VHDL20_DWHH_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:10 1951
swis2-VHDL20_DWHH_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:45:25 2081
swis2-VHDL20_DWHH_170200-2610170200-dsw--0-ia5 17-Oct-2026 02:46:19 1972
swis2-VHDL20_DWHH_170400-2610170400-dsw--0-ia5 17-Oct-2026 05:00:18 1972
swis2-VHDL20_DWHH_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:08 2376
swis2-VHDL20_DWLG_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:31:10 1246
swis2-VHDL20_DWLG_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:25 1126
swis2-VHDL20_DWLG_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:14 985
swis2-VHDL20_DWLG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:30 1404
swis2-VHDL20_DWLG_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:31:08 1294
swis2-VHDL20_DWLG_170200-2610170200-dsw--0-ia5 17-Oct-2026 02:30:24 1174
swis2-VHDL20_DWLG_170400-2610170400-dsw--0-ia5 17-Oct-2026 05:00:18 1174
swis2-VHDL20_DWLG_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:32 1473
swis2-VHDL20_DWLH_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:31:10 1250
swis2-VHDL20_DWLH_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:25 1110
swis2-VHDL20_DWLH_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:14 1160
swis2-VHDL20_DWLH_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:30 1466
swis2-VHDL20_DWLH_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:31:08 1402
swis2-VHDL20_DWLH_170200-2610170200-dsw--0-ia5 17-Oct-2026 02:30:24 1254
swis2-VHDL20_DWLH_170400-2610170400-dsw--0-ia5 17-Oct-2026 05:00:18 1215
swis2-VHDL20_DWLH_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:32 1570
swis2-VHDL20_DWLI_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:31:10 1260
swis2-VHDL20_DWLI_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:25 1131
swis2-VHDL20_DWLI_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:14 1149
swis2-VHDL20_DWLI_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:30 1375
swis2-VHDL20_DWLI_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:31:08 1265
swis2-VHDL20_DWLI_170200-2610170200-dsw--0-ia5 17-Oct-2026 02:30:24 1145
swis2-VHDL20_DWLI_170400-2610170400-dsw--0-ia5 17-Oct-2026 05:00:18 1145
swis2-VHDL20_DWLI_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:32 1443
swis2-VHDL20_DWMO_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:30:03 1519
swis2-VHDL20_DWMO_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:08 1493
swis2-VHDL20_DWMO_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:04 1492
swis2-VHDL20_DWMO_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:04 1792
swis2-VHDL20_DWMO_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:30:04 1655
swis2-VHDL20_DWMO_170200-2610170200-dsw--0-ia5 17-Oct-2026 02:30:04 1597
swis2-VHDL20_DWMO_170400-2610170400-dsw--0-ia5 17-Oct-2026 05:00:04 1592
swis2-VHDL20_DWMO_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:08 1703
swis2-VHDL20_DWMP_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:30:03 1549
swis2-VHDL20_DWMP_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:08 1535
swis2-VHDL20_DWMP_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:04 1535
swis2-VHDL20_DWMP_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:04 1805
swis2-VHDL20_DWMP_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:30:04 1682
swis2-VHDL20_DWMP_170200-2610170200-dsw--0-ia5 17-Oct-2026 02:30:04 1685
swis2-VHDL20_DWMP_170400-2610170400-dsw--0-ia5 17-Oct-2026 05:00:04 1666
swis2-VHDL20_DWMP_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:08 1777
swis2-VHDL20_DWPG_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:31:10 1256
swis2-VHDL20_DWPG_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:25 1168
swis2-VHDL20_DWPG_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:14 1234
swis2-VHDL20_DWPG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:30 1301
swis2-VHDL20_DWPG_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:31:08 1136
swis2-VHDL20_DWPG_170200-2610170200-dsw--0-ia5 17-Oct-2026 02:30:24 1016
swis2-VHDL20_DWPG_170400-2610170400-dsw--0-ia5 17-Oct-2026 05:00:18 1030
swis2-VHDL20_DWPG_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:32 1301
swis2-VHDL20_DWPH_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:31:10 1310
swis2-VHDL20_DWPH_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:25 1176
swis2-VHDL20_DWPH_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:14 1356
swis2-VHDL20_DWPH_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:30 1753
swis2-VHDL20_DWPH_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:31:08 1499
swis2-VHDL20_DWPH_170200-2610170200-dsw--0-ia5 17-Oct-2026 02:30:24 1533
swis2-VHDL20_DWPH_170400-2610170400-dsw--0-ia5 17-Oct-2026 05:00:18 1518
swis2-VHDL20_DWPH_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:32 2129
swis2-VHDL20_DWSG_151800-2610151800-dsw--0-ia5 15-Oct-2026 18:30:03 1590
swis2-VHDL20_DWSG_160200-2610160200-dsw--0-ia5 16-Oct-2026 02:30:08 1507
swis2-VHDL20_DWSG_160400-2610160400-dsw--0-ia5 16-Oct-2026 05:00:20 1509
swis2-VHDL20_DWSG_160800-2610160800-dsw--0-ia5 16-Oct-2026 08:30:08 1622
swis2-VHDL20_DWSG_161800-2610161800-dsw--0-ia5 16-Oct-2026 18:30:10 1438
swis2-VHDL20_DWSG_170200-2610170200-dsw--0-ia5 17-Oct-2026 02:30:04 1366
swis2-VHDL20_DWSG_170400-2610170400-dsw--0-ia5 17-Oct-2026 05:00:18 1172
swis2-VHDL20_DWSG_170800-2610170800-dsw--0-ia5 17-Oct-2026 08:30:04 1328
wst04-VHDL20_DWEG_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:30:12 243833
wst04-VHDL20_DWEG_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:17 244302
wst04-VHDL20_DWEG_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:14 243520
wst04-VHDL20_DWEG_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:30 244612
wst04-VHDL20_DWEG_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:30:15 247101
wst04-VHDL20_DWEG_170200-2610170200-omedes--0.pdf 17-Oct-2026 02:30:14 248060
wst04-VHDL20_DWEG_170400-2610170400-omedes--0.pdf 17-Oct-2026 05:00:14 246687
wst04-VHDL20_DWEG_170800-2610170800-omedes--0.pdf 17-Oct-2026 08:30:30 247879
wst04-VHDL20_DWEH_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:30:18 238913
wst04-VHDL20_DWEH_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:21 239608
wst04-VHDL20_DWEH_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:14 239024
wst04-VHDL20_DWEH_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:30 239737
wst04-VHDL20_DWEH_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:30:29 236814
wst04-VHDL20_DWEH_170200-2610170200-omedes--0.pdf 17-Oct-2026 02:30:14 238830
wst04-VHDL20_DWEH_170400-2610170400-omedes--0.pdf 17-Oct-2026 05:00:14 237631
wst04-VHDL20_DWEH_170800-2610170800-omedes--0.pdf 17-Oct-2026 08:30:30 238424
wst04-VHDL20_DWEI_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:30:18 351712
wst04-VHDL20_DWEI_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:21 351741
wst04-VHDL20_DWEI_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:14 351426
wst04-VHDL20_DWEI_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:30 352113
wst04-VHDL20_DWEI_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:30:29 351306
wst04-VHDL20_DWEI_170200-2610170200-omedes--0.pdf 17-Oct-2026 02:30:20 351782
wst04-VHDL20_DWEI_170400-2610170400-omedes--0.pdf 17-Oct-2026 05:00:14 351628
wst04-VHDL20_DWEI_170800-2610170800-omedes--0.pdf 17-Oct-2026 08:30:30 352431
wst04-VHDL20_DWHG_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:45:19 335707
wst04-VHDL20_DWHG_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:47:40 333545
wst04-VHDL20_DWHG_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:18 333344
wst04-VHDL20_DWHG_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:42 335843
wst04-VHDL20_DWHG_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:45:25 335450
wst04-VHDL20_DWHG_170200-2610170200-omedes--0.pdf 17-Oct-2026 02:46:20 334858
wst04-VHDL20_DWHG_170400-2610170400-omedes--0.pdf 17-Oct-2026 05:00:18 333979
wst04-VHDL20_DWHG_170800-2610170800-omedes--0.pdf 17-Oct-2026 08:30:32 336152
wst04-VHDL20_DWHH_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:45:19 326791
wst04-VHDL20_DWHH_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:47:40 325605
wst04-VHDL20_DWHH_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:18 226912
wst04-VHDL20_DWHH_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:42 327324
wst04-VHDL20_DWHH_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:45:25 328251
wst04-VHDL20_DWHH_170200-2610170200-omedes--0.pdf 17-Oct-2026 02:46:20 328192
wst04-VHDL20_DWHH_170400-2610170400-omedes--0.pdf 17-Oct-2026 05:00:18 228811
wst04-VHDL20_DWHH_170800-2610170800-omedes--0.pdf 17-Oct-2026 08:30:32 328719
wst04-VHDL20_DWLG_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:31:30 326625
wst04-VHDL20_DWLG_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:25 325490
wst04-VHDL20_DWLG_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:44 325107
wst04-VHDL20_DWLG_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:44 327237
wst04-VHDL20_DWLG_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:31:43 336587
wst04-VHDL20_DWLG_170200-2610170200-omedes--0.pdf 17-Oct-2026 02:30:24 335568
wst04-VHDL20_DWLG_170400-2610170400-omedes--0.pdf 17-Oct-2026 05:00:44 335428
wst04-VHDL20_DWLG_170800-2610170800-omedes--0.pdf 17-Oct-2026 08:30:47 337400
wst04-VHDL20_DWLH_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:31:30 327148
wst04-VHDL20_DWLH_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:25 326016
wst04-VHDL20_DWLH_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:44 325897
wst04-VHDL20_DWLH_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:44 327343
wst04-VHDL20_DWLH_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:31:32 328302
wst04-VHDL20_DWLH_170200-2610170200-omedes--0.pdf 17-Oct-2026 02:30:29 327267
wst04-VHDL20_DWLH_170400-2610170400-omedes--0.pdf 17-Oct-2026 05:00:44 327049
wst04-VHDL20_DWLH_170800-2610170800-omedes--0.pdf 17-Oct-2026 08:30:47 329103
wst04-VHDL20_DWLI_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:31:30 328513
wst04-VHDL20_DWLI_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:25 327356
wst04-VHDL20_DWLI_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:44 327201
wst04-VHDL20_DWLI_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:44 373120
wst04-VHDL20_DWLI_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:31:32 331592
wst04-VHDL20_DWLI_170200-2610170200-omedes--0.pdf 17-Oct-2026 02:30:24 330572
wst04-VHDL20_DWLI_170400-2610170400-omedes--0.pdf 17-Oct-2026 05:00:44 330386
wst04-VHDL20_DWLI_170800-2610170800-omedes--0.pdf 17-Oct-2026 08:30:49 376943
wst04-VHDL20_DWMO_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:30:20 457036
wst04-VHDL20_DWMO_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:17 456973
wst04-VHDL20_DWMO_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:18 458000
wst04-VHDL20_DWMO_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:30 458209
wst04-VHDL20_DWMO_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:30:29 456759
wst04-VHDL20_DWMO_170200-2610170200-omedes--0.pdf 17-Oct-2026 02:30:14 456377
wst04-VHDL20_DWMO_170400-2610170400-omedes--0.pdf 17-Oct-2026 05:00:18 456796
wst04-VHDL20_DWMO_170800-2610170800-omedes--0.pdf 17-Oct-2026 08:30:32 456870
wst04-VHDL20_DWMP_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:30:20 565426
wst04-VHDL20_DWMP_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:17 564598
wst04-VHDL20_DWMP_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:18 564808
wst04-VHDL20_DWMP_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:40 566776
wst04-VHDL20_DWMP_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:30:29 561088
wst04-VHDL20_DWMP_170200-2610170200-omedes--0.pdf 17-Oct-2026 02:30:18 560888
wst04-VHDL20_DWMP_170400-2610170400-omedes--0.pdf 17-Oct-2026 05:00:18 559980
wst04-VHDL20_DWMP_170800-2610170800-omedes--0.pdf 17-Oct-2026 08:30:32 561224
wst04-VHDL20_DWPG_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:31:30 343453
wst04-VHDL20_DWPG_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:44 242140
wst04-VHDL20_DWPG_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:34 342258
wst04-VHDL20_DWPG_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:48 387840
wst04-VHDL20_DWPG_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:31:32 338496
wst04-VHDL20_DWPG_170200-2610170200-omedes--0.pdf 17-Oct-2026 02:30:24 237989
wst04-VHDL20_DWPG_170400-2610170400-omedes--0.pdf 17-Oct-2026 05:00:34 338155
wst04-VHDL20_DWPG_170800-2610170800-omedes--0.pdf 17-Oct-2026 08:30:47 384159
wst04-VHDL20_DWPH_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:31:30 236390
wst04-VHDL20_DWPH_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:25 235938
wst04-VHDL20_DWPH_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:34 236203
wst04-VHDL20_DWPH_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:44 236857
wst04-VHDL20_DWPH_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:31:32 236051
wst04-VHDL20_DWPH_170200-2610170200-omedes--0.pdf 17-Oct-2026 02:30:24 235925
wst04-VHDL20_DWPH_170400-2610170400-omedes--0.pdf 17-Oct-2026 05:00:34 235816
wst04-VHDL20_DWPH_170800-2610170800-omedes--0.pdf 17-Oct-2026 08:30:47 237798
wst04-VHDL20_DWSG_151800-2610151800-omedes--0.pdf 15-Oct-2026 18:30:14 348504
wst04-VHDL20_DWSG_160200-2610160200-omedes--0.pdf 16-Oct-2026 02:30:16 348264
wst04-VHDL20_DWSG_160400-2610160400-omedes--0.pdf 16-Oct-2026 05:00:14 348265
wst04-VHDL20_DWSG_160800-2610160800-omedes--0.pdf 16-Oct-2026 08:30:30 348412
wst04-VHDL20_DWSG_161800-2610161800-omedes--0.pdf 16-Oct-2026 18:30:15 349273
wst04-VHDL20_DWSG_170200-2610170200-omedes--0.pdf 17-Oct-2026 02:30:14 348957
wst04-VHDL20_DWSG_170400-2610170400-omedes--0.pdf 17-Oct-2026 05:00:14 347336
wst04-VHDL20_DWSG_170800-2610170800-omedes--0.pdf 17-Oct-2026 08:30:30 348347