Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_250600 25-Oct-2026 12:39:22 21670
FPDL13_DWMZ_260600 26-Oct-2026 15:12:33 4607
SXDL31_DWAV_241800 24-Oct-2026 16:55:30 10650
SXDL31_DWAV_250800 25-Oct-2026 08:36:41 9995
SXDL31_DWAV_251800 25-Oct-2026 17:52:19 6085
SXDL31_DWAV_260800 26-Oct-2026 08:20:49 6991
SXDL31_DWAV_LATEST 26-Oct-2026 08:20:49 6991
SXDL33_DWAV_250000 25-Oct-2026 11:39:50 5806
SXDL33_DWAV_260000 26-Oct-2026 10:18:54 7787
SXDL33_DWAV_LATEST 26-Oct-2026 10:18:54 7787
ber01-FWDL39_DWMS_251200-2610251200-dsw--0-ia5 25-Oct-2026 12:35:20 1180
ber01-FWDL39_DWMS_261200-2610261200-dsw--0-ia5 26-Oct-2026 09:58:59 1355
ber01-VHDL13_DWEG_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:19 3255
ber01-VHDL13_DWEG_250800_COR-2610250800-dsw--0-ia5 25-Oct-2026 13:58:21 3047
ber01-VHDL13_DWEG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:27 2635
ber01-VHDL13_DWEH_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:13 3048
ber01-VHDL13_DWEH_250800_COR-2610250800-dsw--0-ia5 25-Oct-2026 13:58:19 3037
ber01-VHDL13_DWEH_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:27 2918
ber01-VHDL13_DWEI_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:13 3192
ber01-VHDL13_DWEI_250800_COR-2610250800-dsw--0-ia5 25-Oct-2026 13:58:21 3061
ber01-VHDL13_DWEI_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:27 2636
ber01-VHDL13_DWHG_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:09 4045
ber01-VHDL13_DWHG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 3982
ber01-VHDL13_DWHH_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:09 4125
ber01-VHDL13_DWHH_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 4169
ber01-VHDL13_DWLG_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:09 2796
ber01-VHDL13_DWLG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 2471
ber01-VHDL13_DWLH_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:09 3011
ber01-VHDL13_DWLH_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 2618
ber01-VHDL13_DWLI_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:09 2837
ber01-VHDL13_DWLI_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 2372
ber01-VHDL13_DWMO_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:07 3140
ber01-VHDL13_DWMO_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:03 2816
ber01-VHDL13_DWMP_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:07 3752
ber01-VHDL13_DWMP_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:03 3070
ber01-VHDL13_DWOG_241700-2610241700-dsw--0-ia5 24-Oct-2026 18:00:04 4616
ber01-VHDL13_DWOG_250300-2610250300-dsw--0-ia5 25-Oct-2026 04:00:42 5167
ber01-VHDL13_DWOG_250300_COR-2610250300-dsw--0-ia5 25-Oct-2026 04:04:19 4952
ber01-VHDL13_DWOG_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:07 4717
ber01-VHDL13_DWOG_251700-2610251700-dsw--0-ia5 25-Oct-2026 19:00:05 3613
ber01-VHDL13_DWOG_260300-2610260300-dsw--0-ia5 26-Oct-2026 04:00:10 3903
ber01-VHDL13_DWOG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 3735
ber01-VHDL13_DWON_241734-2610241734-dsw--0-ia5 24-Oct-2026 17:34:40 3804
ber01-VHDL13_DWON_250403-2610250403-dsw--0-ia5 25-Oct-2026 04:04:06 4289
ber01-VHDL13_DWON_250629-2610250629-dsw--0-ia5 25-Oct-2026 06:29:38 4393
ber01-VHDL13_DWON_250631-2610250631-dsw--0-ia5 25-Oct-2026 06:32:21 4414
ber01-VHDL13_DWON_250632_COR-2610250632-dsw--0-ia5 25-Oct-2026 06:32:43 4418
ber01-VHDL13_DWON_250717-2610250717-dsw--0-ia5 25-Oct-2026 07:18:07 3978
ber01-VHDL13_DWON_250923-2610250923-dsw--0-ia5 25-Oct-2026 09:23:38 3914
ber01-VHDL13_DWON_251555-2610251555-dsw--0-ia5 25-Oct-2026 15:56:11 3316
ber01-VHDL13_DWON_251818-2610251818-dsw--0-ia5 25-Oct-2026 18:18:48 3328
ber01-VHDL13_DWON_260352-2610260352-dsw--0-ia5 26-Oct-2026 03:53:07 3584
ber01-VHDL13_DWON_260605-2610260605-dsw--0-ia5 26-Oct-2026 06:05:43 3029
ber01-VHDL13_DWON_260618-2610260618-dsw--0-ia5 26-Oct-2026 06:18:44 3119
ber01-VHDL13_DWON_260703-2610260703-dsw--0-ia5 26-Oct-2026 07:03:24 3554
ber01-VHDL13_DWON_260837-2610260837-dsw--0-ia5 26-Oct-2026 08:38:07 3554
ber01-VHDL13_DWON_261226-2610261226-dsw--0-ia5 26-Oct-2026 12:27:04 3554
ber01-VHDL13_DWPG_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:09 2523
ber01-VHDL13_DWPG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 2237
ber01-VHDL13_DWPH_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:09 2730
ber01-VHDL13_DWPH_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 2530
ber01-VHDL13_DWSG_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:09 3495
ber01-VHDL13_DWSG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:05 2697
ber01-VHDL17_DWOG_251200-2610251200-dsw--0-ia5 25-Oct-2026 12:13:54 2695
ber01-VHDL17_DWOG_261200-2610261200-dsw--0-ia5 26-Oct-2026 12:43:25 3147
swis2-VHDL20_DWEG_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:30:03 1846
swis2-VHDL20_DWEG_250200-2610250200-dsw--0-ia5 25-Oct-2026 03:30:17 1749
swis2-VHDL20_DWEG_250400-2610250400-dsw--0-ia5 25-Oct-2026 06:01:16 1743
swis2-VHDL20_DWEG_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:09 2031
swis2-VHDL20_DWEG_250800_COR-2610250800-dsw--0-ia5 25-Oct-2026 13:57:55 1538
swis2-VHDL20_DWEG_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:30:05 1544
swis2-VHDL20_DWEG_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:11 1160
swis2-VHDL20_DWEG_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:01:03 1260
swis2-VHDL20_DWEG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 1686
swis2-VHDL20_DWEH_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:30:03 2110
swis2-VHDL20_DWEH_250200-2610250200-dsw--0-ia5 25-Oct-2026 03:30:17 1139
swis2-VHDL20_DWEH_250400-2610250400-dsw--0-ia5 25-Oct-2026 06:01:16 1936
swis2-VHDL20_DWEH_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:09 1818
swis2-VHDL20_DWEH_250800_COR-2610250800-dsw--0-ia5 25-Oct-2026 13:57:55 1484
swis2-VHDL20_DWEH_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:30:05 1641
swis2-VHDL20_DWEH_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:11 1077
swis2-VHDL20_DWEH_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:01:03 1377
swis2-VHDL20_DWEH_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 1888
swis2-VHDL20_DWEI_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:30:03 1838
swis2-VHDL20_DWEI_250200-2610250200-dsw--0-ia5 25-Oct-2026 03:30:17 1776
swis2-VHDL20_DWEI_250400-2610250400-dsw--0-ia5 25-Oct-2026 06:01:16 1780
swis2-VHDL20_DWEI_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:09 2060
swis2-VHDL20_DWEI_250800_COR-2610250800-dsw--0-ia5 25-Oct-2026 13:58:19 1588
swis2-VHDL20_DWEI_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:30:05 1559
swis2-VHDL20_DWEI_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:11 1207
swis2-VHDL20_DWEI_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:01:03 1325
swis2-VHDL20_DWEI_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 1737
swis2-VHDL20_DWHG_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:45:12 2528
swis2-VHDL20_DWHG_250400-2610250400-dsw--0-ia5 25-Oct-2026 06:00:14 2194
swis2-VHDL20_DWHG_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:09 2424
swis2-VHDL20_DWHG_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:45:14 2096
swis2-VHDL20_DWHG_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:13 1732
swis2-VHDL20_DWHG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 2180
swis2-VHDL20_DWHH_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:45:12 2600
swis2-VHDL20_DWHH_250200-2610250200-dsw--0-ia5 25-Oct-2026 03:45:19 2451
swis2-VHDL20_DWHH_250400-2610250400-dsw--0-ia5 25-Oct-2026 06:00:14 2391
swis2-VHDL20_DWHH_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:09 2699
swis2-VHDL20_DWHH_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:45:14 2349
swis2-VHDL20_DWHH_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:45:10 2490
swis2-VHDL20_DWHH_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:13 1869
swis2-VHDL20_DWHH_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:09 2255
swis2-VHDL20_DWLG_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:31:24 1674
swis2-VHDL20_DWLG_250200-2610250200-dsw--0-ia5 25-Oct-2026 03:30:59 1479
swis2-VHDL20_DWLG_250400-2610250400-dsw--0-ia5 25-Oct-2026 06:00:14 1305
swis2-VHDL20_DWLG_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:26 1492
swis2-VHDL20_DWLG_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:31:20 1131
swis2-VHDL20_DWLG_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:29 1110
swis2-VHDL20_DWLG_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:13 1077
swis2-VHDL20_DWLG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:27 1320
swis2-VHDL20_DWLH_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:31:24 1929
swis2-VHDL20_DWLH_250200-2610250200-dsw--0-ia5 25-Oct-2026 03:30:59 1793
swis2-VHDL20_DWLH_250400-2610250400-dsw--0-ia5 25-Oct-2026 06:00:14 1698
swis2-VHDL20_DWLH_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:26 1904
swis2-VHDL20_DWLH_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:31:20 1480
swis2-VHDL20_DWLH_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:29 1261
swis2-VHDL20_DWLH_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:13 1224
swis2-VHDL20_DWLH_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:27 1471
swis2-VHDL20_DWLI_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:31:24 1886
swis2-VHDL20_DWLI_250200-2610250200-dsw--0-ia5 25-Oct-2026 03:30:59 1549
swis2-VHDL20_DWLI_250400-2610250400-dsw--0-ia5 25-Oct-2026 06:00:14 1571
swis2-VHDL20_DWLI_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:26 1709
swis2-VHDL20_DWLI_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:31:20 1128
swis2-VHDL20_DWLI_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:29 1249
swis2-VHDL20_DWLI_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:13 1075
swis2-VHDL20_DWLI_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:27 1317
swis2-VHDL20_DWMO_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:30:03 1858
swis2-VHDL20_DWMO_250200-2610250200-dsw--0-ia5 25-Oct-2026 03:30:07 1872
swis2-VHDL20_DWMO_250400-2610250400-dsw--0-ia5 25-Oct-2026 06:00:10 1867
swis2-VHDL20_DWMO_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:07 2059
swis2-VHDL20_DWMO_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:30:07 1293
swis2-VHDL20_DWMO_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:11 1295
swis2-VHDL20_DWMO_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:09 1389
swis2-VHDL20_DWMO_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:03 1642
swis2-VHDL20_DWMP_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:30:03 2379
swis2-VHDL20_DWMP_250200-2610250200-dsw--0-ia5 25-Oct-2026 03:30:07 2246
swis2-VHDL20_DWMP_250400-2610250400-dsw--0-ia5 25-Oct-2026 06:00:10 2252
swis2-VHDL20_DWMP_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:07 2563
swis2-VHDL20_DWMP_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:30:07 1599
swis2-VHDL20_DWMP_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:11 1481
swis2-VHDL20_DWMP_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:09 1606
swis2-VHDL20_DWMP_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:03 1812
swis2-VHDL20_DWPG_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:31:24 1566
swis2-VHDL20_DWPG_250200-2610250200-dsw--0-ia5 25-Oct-2026 03:30:59 1595
swis2-VHDL20_DWPG_250400-2610250400-dsw--0-ia5 25-Oct-2026 06:00:14 1487
swis2-VHDL20_DWPG_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:26 1693
swis2-VHDL20_DWPG_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:31:20 1081
swis2-VHDL20_DWPG_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:29 1244
swis2-VHDL20_DWPG_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:13 1171
swis2-VHDL20_DWPG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:27 1422
swis2-VHDL20_DWPH_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:31:24 1857
swis2-VHDL20_DWPH_250200-2610250200-dsw--0-ia5 25-Oct-2026 03:30:59 1573
swis2-VHDL20_DWPH_250400-2610250400-dsw--0-ia5 25-Oct-2026 06:00:14 1486
swis2-VHDL20_DWPH_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:26 1728
swis2-VHDL20_DWPH_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:31:20 1279
swis2-VHDL20_DWPH_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:29 1300
swis2-VHDL20_DWPH_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:13 1282
swis2-VHDL20_DWPH_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:27 1540
swis2-VHDL20_DWSG_241800-2610241800-dsw--0-ia5 24-Oct-2026 18:30:03 1825
swis2-VHDL20_DWSG_250200-2610250200-dsw--0-ia5 25-Oct-2026 03:30:07 1610
swis2-VHDL20_DWSG_250400-2610250400-dsw--0-ia5 25-Oct-2026 06:00:14 1718
swis2-VHDL20_DWSG_250800-2610250800-dsw--0-ia5 25-Oct-2026 09:30:09 1980
swis2-VHDL20_DWSG_251800-2610251800-dsw--0-ia5 25-Oct-2026 19:30:05 1482
swis2-VHDL20_DWSG_260200-2610260200-dsw--0-ia5 26-Oct-2026 03:30:03 1109
swis2-VHDL20_DWSG_260400-2610260400-dsw--0-ia5 26-Oct-2026 06:00:13 1071
swis2-VHDL20_DWSG_260400_COR-2610260400-dsw--0-ia5 26-Oct-2026 06:02:09 1171
swis2-VHDL20_DWSG_260800-2610260800-dsw--0-ia5 26-Oct-2026 09:30:05 1431
wst04-VHDL20_DWEG_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:30:19 242392
wst04-VHDL20_DWEG_250200-2610250200-omedes--0.pdf 25-Oct-2026 03:30:33 242805
wst04-VHDL20_DWEG_250400-2610250400-omedes--0.pdf 25-Oct-2026 06:00:14 242294
wst04-VHDL20_DWEG_250800-2610250800-omedes--0.pdf 25-Oct-2026 09:30:19 242942
wst04-VHDL20_DWEG_250800_COR-2610250800-omedes-..> 25-Oct-2026 13:58:21 239583
wst04-VHDL20_DWEG_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:30:26 239489
wst04-VHDL20_DWEG_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 239660
wst04-VHDL20_DWEG_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:13 239495
wst04-VHDL20_DWEG_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:27 240868
wst04-VHDL20_DWEH_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:30:13 241727
wst04-VHDL20_DWEH_250200-2610250200-omedes--0.pdf 25-Oct-2026 03:30:33 244416
wst04-VHDL20_DWEH_250400-2610250400-omedes--0.pdf 25-Oct-2026 06:00:14 243883
wst04-VHDL20_DWEH_250800-2610250800-omedes--0.pdf 25-Oct-2026 09:30:19 243380
wst04-VHDL20_DWEH_250800_COR-2610250800-omedes-..> 25-Oct-2026 13:58:21 234711
wst04-VHDL20_DWEH_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:30:26 234199
wst04-VHDL20_DWEH_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 234908
wst04-VHDL20_DWEH_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:13 234769
wst04-VHDL20_DWEH_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:27 235859
wst04-VHDL20_DWEI_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:30:19 348627
wst04-VHDL20_DWEI_250200-2610250200-omedes--0.pdf 25-Oct-2026 03:30:33 348573
wst04-VHDL20_DWEI_250400-2610250400-omedes--0.pdf 25-Oct-2026 06:00:19 348555
wst04-VHDL20_DWEI_250800-2610250800-omedes--0.pdf 25-Oct-2026 09:30:26 348797
wst04-VHDL20_DWEI_250800_COR-2610250800-omedes-..> 25-Oct-2026 13:58:21 342034
wst04-VHDL20_DWEI_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:30:26 342444
wst04-VHDL20_DWEI_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 341437
wst04-VHDL20_DWEI_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:13 341745
wst04-VHDL20_DWEI_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:27 343412
wst04-VHDL20_DWHG_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:45:18 341666
wst04-VHDL20_DWHG_250200-2610250200-omedes--0.pdf 25-Oct-2026 03:45:19 340930
wst04-VHDL20_DWHG_250400-2610250400-omedes--0.pdf 25-Oct-2026 06:00:19 341457
wst04-VHDL20_DWHG_250800-2610250800-omedes--0.pdf 25-Oct-2026 09:30:49 342226
wst04-VHDL20_DWHG_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:45:16 330629
wst04-VHDL20_DWHG_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:45:15 330684
wst04-VHDL20_DWHG_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:19 329754
wst04-VHDL20_DWHG_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:48 331973
wst04-VHDL20_DWHH_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:45:18 332698
wst04-VHDL20_DWHH_250200-2610250200-omedes--0.pdf 25-Oct-2026 03:45:19 332451
wst04-VHDL20_DWHH_250400-2610250400-omedes--0.pdf 25-Oct-2026 06:00:46 230128
wst04-VHDL20_DWHH_250800-2610250800-omedes--0.pdf 25-Oct-2026 09:30:49 332764
wst04-VHDL20_DWHH_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:45:16 323371
wst04-VHDL20_DWHH_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:45:15 324273
wst04-VHDL20_DWHH_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:19 225003
wst04-VHDL20_DWHH_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:48 323777
wst04-VHDL20_DWLG_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:31:27 324048
wst04-VHDL20_DWLG_250200-2610250200-omedes--0.pdf 25-Oct-2026 03:30:59 322893
wst04-VHDL20_DWLG_250400-2610250400-omedes--0.pdf 25-Oct-2026 06:00:48 322627
wst04-VHDL20_DWLG_250800-2610250800-omedes--0.pdf 25-Oct-2026 09:30:49 323935
wst04-VHDL20_DWLG_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:31:37 326954
wst04-VHDL20_DWLG_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 326749
wst04-VHDL20_DWLG_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:43 326792
wst04-VHDL20_DWLG_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:51 328023
wst04-VHDL20_DWLH_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:31:29 332541
wst04-VHDL20_DWLH_250200-2610250200-omedes--0.pdf 25-Oct-2026 03:30:59 331444
wst04-VHDL20_DWLH_250400-2610250400-omedes--0.pdf 25-Oct-2026 06:00:48 331126
wst04-VHDL20_DWLH_250800-2610250800-omedes--0.pdf 25-Oct-2026 09:30:49 331748
wst04-VHDL20_DWLH_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:31:31 326374
wst04-VHDL20_DWLH_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 324798
wst04-VHDL20_DWLH_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:43 324842
wst04-VHDL20_DWLH_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:51 326025
wst04-VHDL20_DWLI_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:31:29 331802
wst04-VHDL20_DWLI_250200-2610250200-omedes--0.pdf 25-Oct-2026 03:30:59 331731
wst04-VHDL20_DWLI_250400-2610250400-omedes--0.pdf 25-Oct-2026 06:00:48 331553
wst04-VHDL20_DWLI_250800-2610250800-omedes--0.pdf 25-Oct-2026 09:30:49 376673
wst04-VHDL20_DWLI_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:31:37 328171
wst04-VHDL20_DWLI_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 328585
wst04-VHDL20_DWLI_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:43 328482
wst04-VHDL20_DWLI_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:51 374392
wst04-VHDL20_DWMO_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:30:19 449630
wst04-VHDL20_DWMO_250200-2610250200-omedes--0.pdf 25-Oct-2026 03:30:33 449651
wst04-VHDL20_DWMO_250400-2610250400-omedes--0.pdf 25-Oct-2026 06:00:19 450912
wst04-VHDL20_DWMO_250800-2610250800-omedes--0.pdf 25-Oct-2026 09:30:19 450702
wst04-VHDL20_DWMO_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:30:26 453449
wst04-VHDL20_DWMO_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:26 452343
wst04-VHDL20_DWMO_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:19 453943
wst04-VHDL20_DWMO_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:27 453635
wst04-VHDL20_DWMP_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:30:19 563168
wst04-VHDL20_DWMP_250200-2610250200-omedes--0.pdf 25-Oct-2026 03:30:33 562697
wst04-VHDL20_DWMP_250400-2610250400-omedes--0.pdf 25-Oct-2026 06:00:19 563420
wst04-VHDL20_DWMP_250800-2610250800-omedes--0.pdf 25-Oct-2026 09:30:28 564075
wst04-VHDL20_DWMP_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:30:26 566200
wst04-VHDL20_DWMP_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:26 563797
wst04-VHDL20_DWMP_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:19 565770
wst04-VHDL20_DWMP_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:27 566609
wst04-VHDL20_DWPG_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:31:27 336669
wst04-VHDL20_DWPG_250200-2610250200-omedes--0.pdf 25-Oct-2026 03:30:59 238439
wst04-VHDL20_DWPG_250400-2610250400-omedes--0.pdf 25-Oct-2026 06:00:46 336428
wst04-VHDL20_DWPG_250800-2610250800-omedes--0.pdf 25-Oct-2026 09:30:49 381525
wst04-VHDL20_DWPG_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:31:31 335636
wst04-VHDL20_DWPG_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 238198
wst04-VHDL20_DWPG_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:33 335668
wst04-VHDL20_DWPG_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:51 381500
wst04-VHDL20_DWPH_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:31:27 238128
wst04-VHDL20_DWPH_250200-2610250200-omedes--0.pdf 25-Oct-2026 03:30:59 237094
wst04-VHDL20_DWPH_250400-2610250400-omedes--0.pdf 25-Oct-2026 06:00:46 236846
wst04-VHDL20_DWPH_250800-2610250800-omedes--0.pdf 25-Oct-2026 09:30:49 237352
wst04-VHDL20_DWPH_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:31:31 236306
wst04-VHDL20_DWPH_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 235857
wst04-VHDL20_DWPH_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:33 235994
wst04-VHDL20_DWPH_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:51 236468
wst04-VHDL20_DWSG_241800-2610241800-omedes--0.pdf 24-Oct-2026 18:30:13 346415
wst04-VHDL20_DWSG_250200-2610250200-omedes--0.pdf 25-Oct-2026 03:30:33 345893
wst04-VHDL20_DWSG_250400-2610250400-omedes--0.pdf 25-Oct-2026 06:00:14 346193
wst04-VHDL20_DWSG_250800-2610250800-omedes--0.pdf 25-Oct-2026 09:30:13 346559
wst04-VHDL20_DWSG_251800-2610251800-omedes--0.pdf 25-Oct-2026 19:30:26 340660
wst04-VHDL20_DWSG_260200-2610260200-omedes--0.pdf 26-Oct-2026 03:30:29 339142
wst04-VHDL20_DWSG_260400-2610260400-omedes--0.pdf 26-Oct-2026 06:00:13 338869
wst04-VHDL20_DWSG_260400_COR-2610260400-omedes-..> 26-Oct-2026 06:02:15 339530
wst04-VHDL20_DWSG_260800-2610260800-omedes--0.pdf 26-Oct-2026 09:30:27 340437