Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_150600 15-Mar-2026 14:54:19 9442
FPDL13_DWMZ_160600 16-Mar-2026 13:54:05 4822
SXDL31_DWAV_150800 15-Mar-2026 08:06:49 6881
SXDL31_DWAV_151800 15-Mar-2026 17:55:10 7760
SXDL31_DWAV_160800 16-Mar-2026 07:53:10 12828
SXDL31_DWAV_161800 16-Mar-2026 18:09:13 4144
SXDL31_DWAV_LATEST 16-Mar-2026 18:09:13 4144
SXDL33_DWAV_150000 15-Mar-2026 11:03:29 16330
SXDL33_DWAV_160000 16-Mar-2026 11:18:13 7347
SXDL33_DWAV_LATEST 16-Mar-2026 11:18:13 7347
ber01-FWDL39_DWMS_151230-2603151230-dsw--0-ia5 15-Mar-2026 12:30:49 1360
ber01-FWDL39_DWMS_161230-2603161230-dsw--0-ia5 16-Mar-2026 12:06:31 2031
ber01-VHDL13_DWEH_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:28:17 3821
ber01-VHDL13_DWEH_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:28:16 3679
ber01-VHDL13_DWEH_150400-2603150400-dsw--0-ia5 15-Mar-2026 05:58:17 3136
ber01-VHDL13_DWEH_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:28:17 3075
ber01-VHDL13_DWEH_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:28:16 2782
ber01-VHDL13_DWEH_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:28:12 2623
ber01-VHDL13_DWEH_160400-2603160400-dsw--0-ia5 16-Mar-2026 05:58:11 2734
ber01-VHDL13_DWEH_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:28:17 2744
ber01-VHDL13_DWHG_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:30:07 2706
ber01-VHDL13_DWHG_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:30:07 3565
ber01-VHDL13_DWHG_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:06 3565
ber01-VHDL13_DWHG_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:30:10 4629
ber01-VHDL13_DWHG_150800_COR-2603150800-dsw--0-ia5 15-Mar-2026 12:01:17 3882
ber01-VHDL13_DWHG_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:30:08 3363
ber01-VHDL13_DWHG_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:30:06 3706
ber01-VHDL13_DWHG_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:12 3767
ber01-VHDL13_DWHG_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:30:07 4022
ber01-VHDL13_DWHH_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:30:07 2301
ber01-VHDL13_DWHH_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:30:07 2804
ber01-VHDL13_DWHH_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:06 2804
ber01-VHDL13_DWHH_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:30:10 3716
ber01-VHDL13_DWHH_150800_COR-2603150800-dsw--0-ia5 15-Mar-2026 12:01:41 3269
ber01-VHDL13_DWHH_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:30:08 2696
ber01-VHDL13_DWHH_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:30:06 2965
ber01-VHDL13_DWHH_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:12 2976
ber01-VHDL13_DWHH_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:30:07 3312
ber01-VHDL13_DWLG_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:30:07 1952
ber01-VHDL13_DWLG_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:30:07 2158
ber01-VHDL13_DWLG_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:02 2923
ber01-VHDL13_DWLG_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:30:04 3131
ber01-VHDL13_DWLG_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:30:03 2828
ber01-VHDL13_DWLG_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:30:00 2975
ber01-VHDL13_DWLG_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:06 3002
ber01-VHDL13_DWLG_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:30:01 3127
ber01-VHDL13_DWLH_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:30:07 2018
ber01-VHDL13_DWLH_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:30:07 2638
ber01-VHDL13_DWLH_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:02 2923
ber01-VHDL13_DWLH_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:30:04 3221
ber01-VHDL13_DWLH_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:30:03 2947
ber01-VHDL13_DWLH_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:30:00 3190
ber01-VHDL13_DWLH_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:06 3315
ber01-VHDL13_DWLH_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:30:01 3495
ber01-VHDL13_DWLI_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:30:07 2058
ber01-VHDL13_DWLI_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:30:07 2621
ber01-VHDL13_DWLI_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:02 2862
ber01-VHDL13_DWLI_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:30:04 2921
ber01-VHDL13_DWLI_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:30:03 2587
ber01-VHDL13_DWLI_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:30:00 2792
ber01-VHDL13_DWLI_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:06 3125
ber01-VHDL13_DWLI_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:30:01 3381
ber01-VHDL13_DWMG_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:30:07 3034
ber01-VHDL13_DWMG_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:30:07 2861
ber01-VHDL13_DWMG_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:06 2826
ber01-VHDL13_DWMG_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:30:04 2827
ber01-VHDL13_DWMG_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:30:08 2955
ber01-VHDL13_DWMG_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:30:06 3072
ber01-VHDL13_DWMG_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:02 3086
ber01-VHDL13_DWMG_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:30:01 3696
ber01-VHDL13_DWMO_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:30:07 2662
ber01-VHDL13_DWMO_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:30:07 2580
ber01-VHDL13_DWMO_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:06 2839
ber01-VHDL13_DWMO_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:30:04 2890
ber01-VHDL13_DWMO_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:30:08 2912
ber01-VHDL13_DWMO_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:30:06 2924
ber01-VHDL13_DWMO_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:02 2944
ber01-VHDL13_DWMO_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:30:01 3195
ber01-VHDL13_DWMP_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:30:07 2865
ber01-VHDL13_DWMP_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:30:07 2837
ber01-VHDL13_DWMP_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:06 2799
ber01-VHDL13_DWMP_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:30:04 2717
ber01-VHDL13_DWMP_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:30:08 2668
ber01-VHDL13_DWMP_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:30:06 3027
ber01-VHDL13_DWMP_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:02 2938
ber01-VHDL13_DWMP_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:30:01 3520
ber01-VHDL13_DWOG_141700-2603141700-dsw--0-ia5 14-Mar-2026 19:00:02 4064
ber01-VHDL13_DWOG_150300-2603150300-dsw--0-ia5 15-Mar-2026 04:00:06 4315
ber01-VHDL13_DWOG_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:30:04 3945
ber01-VHDL13_DWOG_151700-2603151700-dsw--0-ia5 15-Mar-2026 19:00:01 3605
ber01-VHDL13_DWOG_151700_COR-2603151700-dsw--0-ia5 15-Mar-2026 22:02:28 4216
ber01-VHDL13_DWOG_160300-2603160300-dsw--0-ia5 16-Mar-2026 04:00:02 4723
ber01-VHDL13_DWOG_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:30:01 4063
ber01-VHDL13_DWOH_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:28:17 3396
ber01-VHDL13_DWOH_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:28:12 3340
ber01-VHDL13_DWOH_150400-2603150400-dsw--0-ia5 15-Mar-2026 05:58:11 3064
ber01-VHDL13_DWOH_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:28:17 3025
ber01-VHDL13_DWOH_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:28:16 2807
ber01-VHDL13_DWOH_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:28:12 2713
ber01-VHDL13_DWOH_160400-2603160400-dsw--0-ia5 16-Mar-2026 05:58:17 2668
ber01-VHDL13_DWOH_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:28:17 2709
ber01-VHDL13_DWOI_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:28:11 3558
ber01-VHDL13_DWOI_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:28:12 3354
ber01-VHDL13_DWOI_150400-2603150400-dsw--0-ia5 15-Mar-2026 05:58:17 3062
ber01-VHDL13_DWOI_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:28:11 3073
ber01-VHDL13_DWOI_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:28:12 2861
ber01-VHDL13_DWOI_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:28:12 2693
ber01-VHDL13_DWOI_160400-2603160400-dsw--0-ia5 16-Mar-2026 05:58:17 2644
ber01-VHDL13_DWOI_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:28:11 2546
ber01-VHDL13_DWON_150131-2603150131-dsw--0-ia5 15-Mar-2026 01:31:59 4068
ber01-VHDL13_DWON_150341-2603150341-dsw--0-ia5 15-Mar-2026 03:41:36 4068
ber01-VHDL13_DWON_150621-2603150621-dsw--0-ia5 15-Mar-2026 06:21:27 3742
ber01-VHDL13_DWON_150710-2603150710-dsw--0-ia5 15-Mar-2026 07:10:37 3741
ber01-VHDL13_DWON_150927-2603150927-dsw--0-ia5 15-Mar-2026 09:28:01 3741
ber01-VHDL13_DWON_150958-2603150958-dsw--0-ia5 15-Mar-2026 09:58:57 3741
ber01-VHDL13_DWON_151557-2603151557-dsw--0-ia5 15-Mar-2026 15:57:08 3818
ber01-VHDL13_DWON_151828-2603151828-dsw--0-ia5 15-Mar-2026 18:28:38 3164
ber01-VHDL13_DWON_152202-2603152202-dsw--0-ia5 15-Mar-2026 22:02:07 4027
ber01-VHDL13_DWON_160303-2603160303-dsw--0-ia5 16-Mar-2026 03:03:16 4465
ber01-VHDL13_DWON_160627-2603160627-dsw--0-ia5 16-Mar-2026 06:27:37 3623
ber01-VHDL13_DWON_160730-2603160730-dsw--0-ia5 16-Mar-2026 07:30:11 4008
ber01-VHDL13_DWON_161526-2603161526-dsw--0-ia5 16-Mar-2026 15:26:21 3390
ber01-VHDL13_DWON_161806-2603161806-dsw--0-ia5 16-Mar-2026 18:06:17 3414
ber01-VHDL13_DWPG_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:30:07 1599
ber01-VHDL13_DWPG_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:30:07 1946
ber01-VHDL13_DWPG_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:02 1835
ber01-VHDL13_DWPG_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:30:04 2398
ber01-VHDL13_DWPG_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:30:03 2117
ber01-VHDL13_DWPG_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:30:00 2618
ber01-VHDL13_DWPG_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:06 2646
ber01-VHDL13_DWPG_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:30:01 2919
ber01-VHDL13_DWPH_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:30:07 1642
ber01-VHDL13_DWPH_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:30:07 1924
ber01-VHDL13_DWPH_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:02 1832
ber01-VHDL13_DWPH_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:30:04 2407
ber01-VHDL13_DWPH_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:30:03 2149
ber01-VHDL13_DWPH_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:30:00 2712
ber01-VHDL13_DWPH_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:06 2674
ber01-VHDL13_DWPH_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:30:01 3082
ber01-VHDL13_DWSG_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:30:07 3094
ber01-VHDL13_DWSG_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:30:07 3532
ber01-VHDL13_DWSG_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:06 3619
ber01-VHDL13_DWSG_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:30:04 3237
ber01-VHDL13_DWSG_150800_COR-2603150800-dsw--0-ia5 15-Mar-2026 13:56:35 3641
ber01-VHDL13_DWSG_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:30:03 3371
ber01-VHDL13_DWSG_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:30:06 3502
ber01-VHDL13_DWSG_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:06 3530
ber01-VHDL13_DWSG_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:30:07 3687
ber01-VHDL17_DWOG_151200-2603151200-dsw--0-ia5 15-Mar-2026 13:11:17 3039
ber01-VHDL17_DWOG_161200-2603161200-dsw--0-ia5 16-Mar-2026 12:59:11 2568
swis2-VHDL20_DWEG_140800_COR-2603140800-dsw--0-ia5 14-Mar-2026 19:03:36 4211
swis2-VHDL20_DWEG_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:45:04 3817
swis2-VHDL20_DWEG_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:45:04 3711
swis2-VHDL20_DWEG_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:15:05 3498
swis2-VHDL20_DWEG_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:45:04 3670
swis2-VHDL20_DWEG_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:45:02 3247
swis2-VHDL20_DWEG_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:45:01 3103
swis2-VHDL20_DWEG_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:15:02 3044
swis2-VHDL20_DWEG_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:45:06 3365
swis2-VHDL20_DWEH_140800_COR-2603140800-dsw--0-ia5 14-Mar-2026 19:03:52 4646
swis2-VHDL20_DWEH_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:45:04 4364
swis2-VHDL20_DWEH_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:45:04 4189
swis2-VHDL20_DWEH_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:15:05 3593
swis2-VHDL20_DWEH_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:45:04 3699
swis2-VHDL20_DWEH_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:45:02 3257
swis2-VHDL20_DWEH_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:45:01 3066
swis2-VHDL20_DWEH_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:15:02 3071
swis2-VHDL20_DWEH_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:45:06 3326
swis2-VHDL20_DWEI_140800_COR-2603140800-dsw--0-ia5 14-Mar-2026 19:04:02 4454
swis2-VHDL20_DWEI_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:45:06 4088
swis2-VHDL20_DWEI_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:45:04 3825
swis2-VHDL20_DWEI_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:15:05 3517
swis2-VHDL20_DWEI_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:45:04 3700
swis2-VHDL20_DWEI_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:45:02 3316
swis2-VHDL20_DWEI_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:45:01 3090
swis2-VHDL20_DWEI_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:15:02 2996
swis2-VHDL20_DWEI_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:45:06 3073
swis2-VHDL20_DWHG_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:45:04 2889
swis2-VHDL20_DWHG_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:45:07 3751
swis2-VHDL20_DWHG_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:06 3748
swis2-VHDL20_DWHG_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:45:06 5560
swis2-VHDL20_DWHG_150800_COR-2603150800-dsw--0-ia5 15-Mar-2026 12:02:07 4813
swis2-VHDL20_DWHG_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:45:02 3546
swis2-VHDL20_DWHG_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:45:01 3892
swis2-VHDL20_DWHG_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:12 3950
swis2-VHDL20_DWHG_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:45:06 4827
swis2-VHDL20_DWHH_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:45:04 2487
swis2-VHDL20_DWHH_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:45:07 2990
swis2-VHDL20_DWHH_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:06 2990
swis2-VHDL20_DWHH_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:45:06 4258
swis2-VHDL20_DWHH_150800_COR-2603150800-dsw--0-ia5 15-Mar-2026 12:02:37 3811
swis2-VHDL20_DWHH_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:45:02 2882
swis2-VHDL20_DWHH_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:45:01 3151
swis2-VHDL20_DWHH_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:12 3162
swis2-VHDL20_DWHH_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:45:06 3855
swis2-VHDL20_DWLG_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:45:04 2334
swis2-VHDL20_DWLG_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:45:04 2540
swis2-VHDL20_DWLG_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:12 3308
swis2-VHDL20_DWLG_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:45:04 3741
swis2-VHDL20_DWLG_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:45:02 3213
swis2-VHDL20_DWLG_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:45:07 3360
swis2-VHDL20_DWLG_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:12 3520
swis2-VHDL20_DWLG_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:45:02 3812
swis2-VHDL20_DWLH_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:45:04 2428
swis2-VHDL20_DWLH_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:45:04 3048
swis2-VHDL20_DWLH_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:12 3315
swis2-VHDL20_DWLH_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:45:04 3824
swis2-VHDL20_DWLH_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:45:02 3339
swis2-VHDL20_DWLH_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:45:07 3582
swis2-VHDL20_DWLH_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:12 3817
swis2-VHDL20_DWLH_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:45:02 4168
swis2-VHDL20_DWLI_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:45:04 2467
swis2-VHDL20_DWLI_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:45:04 3030
swis2-VHDL20_DWLI_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:12 3252
swis2-VHDL20_DWLI_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:45:04 3520
swis2-VHDL20_DWLI_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:45:02 2977
swis2-VHDL20_DWLI_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:45:07 3182
swis2-VHDL20_DWLI_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:12 3625
swis2-VHDL20_DWLI_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:45:02 4047
swis2-VHDL20_DWMG_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:45:04 3508
swis2-VHDL20_DWMG_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:45:07 3335
swis2-VHDL20_DWMG_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:15:02 3324
swis2-VHDL20_DWMG_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:45:04 3571
swis2-VHDL20_DWMG_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:45:02 3430
swis2-VHDL20_DWMG_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:45:01 3506
swis2-VHDL20_DWMG_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:15:02 3615
swis2-VHDL20_DWMG_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:45:02 4501
swis2-VHDL20_DWMO_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:45:04 3088
swis2-VHDL20_DWMO_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:45:07 3009
swis2-VHDL20_DWMO_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:15:02 3316
swis2-VHDL20_DWMO_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:45:04 3578
swis2-VHDL20_DWMO_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:45:02 3391
swis2-VHDL20_DWMO_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:45:01 3403
swis2-VHDL20_DWMO_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:15:02 3429
swis2-VHDL20_DWMO_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:45:02 3845
swis2-VHDL20_DWMP_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:45:04 3305
swis2-VHDL20_DWMP_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:45:07 3304
swis2-VHDL20_DWMP_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:15:02 3288
swis2-VHDL20_DWMP_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:45:06 3456
swis2-VHDL20_DWMP_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:45:02 3080
swis2-VHDL20_DWMP_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:45:01 3402
swis2-VHDL20_DWMP_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:15:02 3457
swis2-VHDL20_DWMP_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:45:02 4321
swis2-VHDL20_DWPG_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:45:04 2057
swis2-VHDL20_DWPG_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:45:04 2275
swis2-VHDL20_DWPG_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:12 2160
swis2-VHDL20_DWPG_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:45:04 2917
swis2-VHDL20_DWPG_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:45:02 2636
swis2-VHDL20_DWPG_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:45:07 2946
swis2-VHDL20_DWPG_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:12 3087
swis2-VHDL20_DWPG_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:45:02 3511
swis2-VHDL20_DWPH_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:45:04 2100
swis2-VHDL20_DWPH_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:45:04 2252
swis2-VHDL20_DWPH_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:00:12 2159
swis2-VHDL20_DWPH_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:45:04 2926
swis2-VHDL20_DWPH_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:45:02 2668
swis2-VHDL20_DWPH_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:45:07 3039
swis2-VHDL20_DWPH_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:00:12 3117
swis2-VHDL20_DWPH_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:45:02 3674
swis2-VHDL20_DWSG_141800-2603141800-dsw--0-ia5 14-Mar-2026 19:45:04 3531
swis2-VHDL20_DWSG_150200-2603150200-dsw--0-ia5 15-Mar-2026 03:45:04 3962
swis2-VHDL20_DWSG_150400-2603150400-dsw--0-ia5 15-Mar-2026 06:15:02 3996
swis2-VHDL20_DWSG_150800-2603150800-dsw--0-ia5 15-Mar-2026 09:45:04 3789
swis2-VHDL20_DWSG_150800_COR-2603150800-dsw--0-ia5 15-Mar-2026 13:56:35 4224
swis2-VHDL20_DWSG_151300-2603151300-dsw--0-ia5 15-Mar-2026 14:45:01 4056
swis2-VHDL20_DWSG_151800-2603151800-dsw--0-ia5 15-Mar-2026 19:45:02 3764
swis2-VHDL20_DWSG_160200-2603160200-dsw--0-ia5 16-Mar-2026 03:45:01 3887
swis2-VHDL20_DWSG_160400-2603160400-dsw--0-ia5 16-Mar-2026 06:15:02 3923
swis2-VHDL20_DWSG_160800-2603160800-dsw--0-ia5 16-Mar-2026 09:45:06 4253
swis2-VHDL20_DWSG_161300-2603161300-dsw--0-ia5 16-Mar-2026 14:45:06 4208
wst04-VHDL20_DWEG_141800-2603141800-omedes--0.pdf 14-Mar-2026 19:45:12 249403
wst04-VHDL20_DWEG_150200-2603150200-omedes--0.pdf 15-Mar-2026 03:45:11 250547
wst04-VHDL20_DWEG_150400-2603150400-omedes--0.pdf 15-Mar-2026 06:15:21 250342
wst04-VHDL20_DWEG_150800-2603150800-omedes--0.pdf 15-Mar-2026 09:45:18 248071
wst04-VHDL20_DWEG_151800-2603151800-omedes--0.pdf 15-Mar-2026 19:45:12 245432
wst04-VHDL20_DWEG_160200-2603160200-omedes--0.pdf 16-Mar-2026 03:45:17 246983
wst04-VHDL20_DWEG_160400-2603160400-omedes--0.pdf 16-Mar-2026 06:15:17 246432
wst04-VHDL20_DWEG_160800-2603160800-omedes--0.pdf 16-Mar-2026 09:45:16 244714
wst04-VHDL20_DWEH_141800-2603141800-omedes--0.pdf 14-Mar-2026 19:45:12 250986
wst04-VHDL20_DWEH_150200-2603150200-omedes--0.pdf 15-Mar-2026 03:45:17 251607
wst04-VHDL20_DWEH_150400-2603150400-omedes--0.pdf 15-Mar-2026 06:15:17 250682
wst04-VHDL20_DWEH_150800-2603150800-omedes--0.pdf 15-Mar-2026 09:45:12 249327
wst04-VHDL20_DWEH_151800-2603151800-omedes--0.pdf 15-Mar-2026 19:45:12 247824
wst04-VHDL20_DWEH_160200-2603160200-omedes--0.pdf 16-Mar-2026 03:45:21 248241
wst04-VHDL20_DWEH_160400-2603160400-omedes--0.pdf 16-Mar-2026 06:15:17 247673
wst04-VHDL20_DWEH_160800-2603160800-omedes--0.pdf 16-Mar-2026 09:45:12 244732
wst04-VHDL20_DWEI_141800-2603141800-omedes--0.pdf 14-Mar-2026 19:45:16 354102
wst04-VHDL20_DWEI_150200-2603150200-omedes--0.pdf 15-Mar-2026 03:45:11 354568
wst04-VHDL20_DWEI_150400-2603150400-omedes--0.pdf 15-Mar-2026 06:15:27 354837
wst04-VHDL20_DWEI_150800-2603150800-omedes--0.pdf 15-Mar-2026 09:45:18 351984
wst04-VHDL20_DWEI_151800-2603151800-omedes--0.pdf 15-Mar-2026 19:45:16 350470
wst04-VHDL20_DWEI_160200-2603160200-omedes--0.pdf 16-Mar-2026 03:45:21 350817
wst04-VHDL20_DWEI_160400-2603160400-omedes--0.pdf 16-Mar-2026 06:15:21 350725
wst04-VHDL20_DWEI_160800-2603160800-omedes--0.pdf 16-Mar-2026 09:45:16 346358
wst04-VHDL20_DWHG_141800-2603141800-omedes--0.pdf 14-Mar-2026 19:45:22 358907
wst04-VHDL20_DWHG_150200-2603150200-omedes--0.pdf 15-Mar-2026 03:45:21 359590
wst04-VHDL20_DWHG_150400-2603150400-omedes--0.pdf 15-Mar-2026 06:00:12 359391
wst04-VHDL20_DWHG_150800-2603150800-omedes--0.pdf 15-Mar-2026 09:45:26 357929
wst04-VHDL20_DWHG_151800-2603151800-omedes--0.pdf 15-Mar-2026 19:45:22 355044
wst04-VHDL20_DWHG_160200-2603160200-omedes--0.pdf 16-Mar-2026 03:45:17 355096
wst04-VHDL20_DWHG_160400-2603160400-omedes--0.pdf 16-Mar-2026 06:00:12 355222
wst04-VHDL20_DWHG_160800-2603160800-omedes--0.pdf 16-Mar-2026 09:45:26 361743
wst04-VHDL20_DWHH_141800-2603141800-omedes--0.pdf 14-Mar-2026 19:45:16 328309
wst04-VHDL20_DWHH_150200-2603150200-omedes--0.pdf 15-Mar-2026 03:45:21 328771
wst04-VHDL20_DWHH_150400-2603150400-omedes--0.pdf 15-Mar-2026 06:00:16 328747
wst04-VHDL20_DWHH_150800-2603150800-omedes--0.pdf 15-Mar-2026 09:45:26 338314
wst04-VHDL20_DWHH_151800-2603151800-omedes--0.pdf 15-Mar-2026 19:45:22 335810
wst04-VHDL20_DWHH_160200-2603160200-omedes--0.pdf 16-Mar-2026 03:45:17 335833
wst04-VHDL20_DWHH_160400-2603160400-omedes--0.pdf 16-Mar-2026 06:00:12 335950
wst04-VHDL20_DWHH_160800-2603160800-omedes--0.pdf 16-Mar-2026 09:45:26 333331
wst04-VHDL20_DWLG_141800-2603141800-omedes--0.pdf 14-Mar-2026 19:45:22 344886
wst04-VHDL20_DWLG_150200-2603150200-omedes--0.pdf 15-Mar-2026 03:45:26 344989
wst04-VHDL20_DWLG_150400-2603150400-omedes--0.pdf 15-Mar-2026 06:00:42 346016
wst04-VHDL20_DWLG_150800-2603150800-omedes--0.pdf 15-Mar-2026 09:45:32 338319
wst04-VHDL20_DWLG_151800-2603151800-omedes--0.pdf 15-Mar-2026 19:45:26 337796
wst04-VHDL20_DWLG_160200-2603160200-omedes--0.pdf 16-Mar-2026 03:45:27 338356
wst04-VHDL20_DWLG_160400-2603160400-omedes--0.pdf 16-Mar-2026 06:00:42 337097
wst04-VHDL20_DWLG_160800-2603160800-omedes--0.pdf 16-Mar-2026 09:45:32 334746
wst04-VHDL20_DWLH_141800-2603141800-omedes--0.pdf 14-Mar-2026 19:45:26 344903
wst04-VHDL20_DWLH_150200-2603150200-omedes--0.pdf 15-Mar-2026 03:45:21 345425
wst04-VHDL20_DWLH_150400-2603150400-omedes--0.pdf 15-Mar-2026 06:00:42 345835
wst04-VHDL20_DWLH_150800-2603150800-omedes--0.pdf 15-Mar-2026 09:45:26 343840
wst04-VHDL20_DWLH_151800-2603151800-omedes--0.pdf 15-Mar-2026 19:45:20 343261
wst04-VHDL20_DWLH_160200-2603160200-omedes--0.pdf 16-Mar-2026 03:45:21 344025
wst04-VHDL20_DWLH_160400-2603160400-omedes--0.pdf 16-Mar-2026 06:00:42 343473
wst04-VHDL20_DWLH_160800-2603160800-omedes--0.pdf 16-Mar-2026 09:45:32 342775
wst04-VHDL20_DWLI_141800-2603141800-omedes--0.pdf 14-Mar-2026 19:45:22 344131
wst04-VHDL20_DWLI_150200-2603150200-omedes--0.pdf 15-Mar-2026 03:45:21 345062
wst04-VHDL20_DWLI_150400-2603150400-omedes--0.pdf 15-Mar-2026 06:00:42 345441
wst04-VHDL20_DWLI_150800-2603150800-omedes--0.pdf 15-Mar-2026 09:45:32 343633
wst04-VHDL20_DWLI_151800-2603151800-omedes--0.pdf 15-Mar-2026 19:45:20 342909
wst04-VHDL20_DWLI_160200-2603160200-omedes--0.pdf 16-Mar-2026 03:45:27 343208
wst04-VHDL20_DWLI_160400-2603160400-omedes--0.pdf 16-Mar-2026 06:00:42 343426
wst04-VHDL20_DWLI_160800-2603160800-omedes--0.pdf 16-Mar-2026 09:45:36 347414
wst04-VHDL20_DWMG_141800-2603141800-omedes--0.pdf 14-Mar-2026 19:45:16 567541
wst04-VHDL20_DWMG_150200-2603150200-omedes--0.pdf 15-Mar-2026 03:45:17 567865
wst04-VHDL20_DWMG_150400-2603150400-omedes--0.pdf 15-Mar-2026 06:15:21 567800
wst04-VHDL20_DWMG_150800-2603150800-omedes--0.pdf 15-Mar-2026 09:45:22 558722
wst04-VHDL20_DWMG_151800-2603151800-omedes--0.pdf 15-Mar-2026 19:45:16 557081
wst04-VHDL20_DWMG_160200-2603160200-omedes--0.pdf 16-Mar-2026 03:45:11 557748
wst04-VHDL20_DWMG_160400-2603160400-omedes--0.pdf 16-Mar-2026 06:15:21 557454
wst04-VHDL20_DWMG_160800-2603160800-omedes--0.pdf 16-Mar-2026 09:45:26 564349
wst04-VHDL20_DWMO_141800-2603141800-omedes--0.pdf 14-Mar-2026 19:45:16 462282
wst04-VHDL20_DWMO_150200-2603150200-omedes--0.pdf 15-Mar-2026 03:45:17 462517
wst04-VHDL20_DWMO_150400-2603150400-omedes--0.pdf 15-Mar-2026 06:15:17 463634
wst04-VHDL20_DWMO_150800-2603150800-omedes--0.pdf 15-Mar-2026 09:45:12 456294
wst04-VHDL20_DWMO_151800-2603151800-omedes--0.pdf 15-Mar-2026 19:45:16 454567
wst04-VHDL20_DWMO_160200-2603160200-omedes--0.pdf 16-Mar-2026 03:45:11 454689
wst04-VHDL20_DWMO_160400-2603160400-omedes--0.pdf 16-Mar-2026 06:15:17 455303
wst04-VHDL20_DWMO_160800-2603160800-omedes--0.pdf 16-Mar-2026 09:45:22 460113
wst04-VHDL20_DWMP_141800-2603141800-omedes--0.pdf 14-Mar-2026 19:45:16 560495
wst04-VHDL20_DWMP_150200-2603150200-omedes--0.pdf 15-Mar-2026 03:45:17 559824
wst04-VHDL20_DWMP_150400-2603150400-omedes--0.pdf 15-Mar-2026 06:15:17 560825
wst04-VHDL20_DWMP_150800-2603150800-omedes--0.pdf 15-Mar-2026 09:45:22 563192
wst04-VHDL20_DWMP_151800-2603151800-omedes--0.pdf 15-Mar-2026 19:45:16 561956
wst04-VHDL20_DWMP_160200-2603160200-omedes--0.pdf 16-Mar-2026 03:45:11 561617
wst04-VHDL20_DWMP_160400-2603160400-omedes--0.pdf 16-Mar-2026 06:15:27 562514
wst04-VHDL20_DWMP_160800-2603160800-omedes--0.pdf 16-Mar-2026 09:45:22 569309
wst04-VHDL20_DWPG_141800-2603141800-omedes--0.pdf 14-Mar-2026 19:45:26 358558
wst04-VHDL20_DWPG_150200-2603150200-omedes--0.pdf 15-Mar-2026 03:45:26 358799
wst04-VHDL20_DWPG_150400-2603150400-omedes--0.pdf 15-Mar-2026 06:00:32 358735
wst04-VHDL20_DWPG_150800-2603150800-omedes--0.pdf 15-Mar-2026 09:45:32 401081
wst04-VHDL20_DWPG_151800-2603151800-omedes--0.pdf 15-Mar-2026 19:45:26 356224
wst04-VHDL20_DWPG_160200-2603160200-omedes--0.pdf 16-Mar-2026 03:45:27 356609
wst04-VHDL20_DWPG_160400-2603160400-omedes--0.pdf 16-Mar-2026 06:00:32 357108
wst04-VHDL20_DWPG_160800-2603160800-omedes--0.pdf 16-Mar-2026 09:45:32 395857
wst04-VHDL20_DWPH_141800-2603141800-omedes--0.pdf 14-Mar-2026 19:45:22 293995
wst04-VHDL20_DWPH_150200-2603150200-omedes--0.pdf 15-Mar-2026 03:45:21 249383
wst04-VHDL20_DWPH_150400-2603150400-omedes--0.pdf 15-Mar-2026 06:00:32 249334
wst04-VHDL20_DWPH_150800-2603150800-omedes--0.pdf 15-Mar-2026 09:45:26 292350
wst04-VHDL20_DWPH_151800-2603151800-omedes--0.pdf 15-Mar-2026 19:45:20 292083
wst04-VHDL20_DWPH_160200-2603160200-omedes--0.pdf 16-Mar-2026 03:45:21 247553
wst04-VHDL20_DWPH_160400-2603160400-omedes--0.pdf 16-Mar-2026 06:00:32 248007
wst04-VHDL20_DWPH_160800-2603160800-omedes--0.pdf 16-Mar-2026 09:45:32 291977
wst04-VHDL20_DWSG_141800-2603141800-omedes--0.pdf 14-Mar-2026 19:45:12 354536
wst04-VHDL20_DWSG_150200-2603150200-omedes--0.pdf 15-Mar-2026 03:45:11 354044
wst04-VHDL20_DWSG_150400-2603150400-omedes--0.pdf 15-Mar-2026 06:15:17 355013
wst04-VHDL20_DWSG_150800-2603150800-omedes--0.pdf 15-Mar-2026 09:45:12 352699
wst04-VHDL20_DWSG_150800_COR-2603150800-omedes-..> 15-Mar-2026 13:56:41 352957
wst04-VHDL20_DWSG_151300-2603151300-omedes--0.pdf 15-Mar-2026 14:45:13 352905
wst04-VHDL20_DWSG_151800-2603151800-omedes--0.pdf 15-Mar-2026 19:45:12 352550
wst04-VHDL20_DWSG_160200-2603160200-omedes--0.pdf 16-Mar-2026 03:45:17 352600
wst04-VHDL20_DWSG_160400-2603160400-omedes--0.pdf 16-Mar-2026 06:15:11 352047
wst04-VHDL20_DWSG_160800-2603160800-omedes--0.pdf 16-Mar-2026 09:45:12 353498
wst04-VHDL20_DWSG_161300-2603161300-omedes--0.pdf 16-Mar-2026 14:45:12 354042