Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_250600 25-Sep-2026 12:47:13 5662
FPDL13_DWMZ_260600 26-Sep-2026 11:09:25 3984
FPDL13_DWMZ_270600 27-Sep-2026 10:25:40 3344
SXDL31_DWAV_251800 25-Sep-2026 16:50:23 4327
SXDL31_DWAV_260800 26-Sep-2026 07:28:08 6036
SXDL31_DWAV_261800 26-Sep-2026 16:53:20 6578
SXDL31_DWAV_270800 27-Sep-2026 07:39:55 7714
SXDL31_DWAV_LATEST 27-Sep-2026 07:39:55 7714
SXDL33_DWAV_260000 26-Sep-2026 09:26:48 7722
SXDL33_DWAV_270000 27-Sep-2026 10:10:30 12261
SXDL33_DWAV_LATEST 27-Sep-2026 10:10:30 12261
ber01-FWDL39_DWMS_261200-2609261200-dsw--0-ia5 26-Sep-2026 11:01:18 1246
ber01-FWDL39_DWMS_271200-2609271200-dsw--0-ia5 27-Sep-2026 11:12:18 1457
ber01-VHDL13_DWEG_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:28:18 2607
ber01-VHDL13_DWEG_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:28:19 2339
ber01-VHDL13_DWEH_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:28:18 2809
ber01-VHDL13_DWEH_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:28:19 2454
ber01-VHDL13_DWEI_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:28:12 2547
ber01-VHDL13_DWEI_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:28:13 2345
ber01-VHDL13_DWHG_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:15 2825
ber01-VHDL13_DWHG_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:11 2564
ber01-VHDL13_DWHH_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:15 2803
ber01-VHDL13_DWHH_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:11 2674
ber01-VHDL13_DWLG_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:12 2476
ber01-VHDL13_DWLG_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:06 2552
ber01-VHDL13_DWLH_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:12 2438
ber01-VHDL13_DWLH_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:06 2032
ber01-VHDL13_DWLI_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:12 2135
ber01-VHDL13_DWLI_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:06 2202
ber01-VHDL13_DWMO_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:12 2642
ber01-VHDL13_DWMO_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:11 2609
ber01-VHDL13_DWMP_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:12 2368
ber01-VHDL13_DWMP_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:11 2555
ber01-VHDL13_DWOG_251700-2609251700-dsw--0-ia5 25-Sep-2026 18:00:03 2869
ber01-VHDL13_DWOG_260300-2609260300-dsw--0-ia5 26-Sep-2026 03:00:46 2851
ber01-VHDL13_DWOG_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:12 2988
ber01-VHDL13_DWOG_261700-2609261700-dsw--0-ia5 26-Sep-2026 18:00:04 2730
ber01-VHDL13_DWOG_261700_COR-2609261700-dsw--0-ia5 26-Sep-2026 19:48:53 2847
ber01-VHDL13_DWOG_270300-2609270300-dsw--0-ia5 27-Sep-2026 03:01:16 3066
ber01-VHDL13_DWOG_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:06 3135
ber01-VHDL13_DWON_251446-2609251446-dsw--0-ia5 25-Sep-2026 14:46:33 3122
ber01-VHDL13_DWON_251451-2609251451-dsw--0-ia5 25-Sep-2026 14:52:01 3397
ber01-VHDL13_DWON_251732-2609251732-dsw--0-ia5 25-Sep-2026 17:33:08 2841
ber01-VHDL13_DWON_260120-2609260120-dsw--0-ia5 26-Sep-2026 01:20:09 3159
ber01-VHDL13_DWON_260245-2609260245-dsw--0-ia5 26-Sep-2026 02:47:03 3159
ber01-VHDL13_DWON_260446-2609260446-dsw--0-ia5 26-Sep-2026 04:46:35 3450
ber01-VHDL13_DWON_260535-2609260535-dsw--0-ia5 26-Sep-2026 05:35:50 3450
ber01-VHDL13_DWON_261212-2609261212-dsw--0-ia5 26-Sep-2026 12:13:03 3450
ber01-VHDL13_DWON_261340-2609261340-dsw--0-ia5 26-Sep-2026 13:40:38 3177
ber01-VHDL13_DWON_261914-2609261914-dsw--0-ia5 26-Sep-2026 19:14:49 3177
ber01-VHDL13_DWON_261947-2609261947-dsw--0-ia5 26-Sep-2026 19:48:20 3211
ber01-VHDL13_DWON_261948-2609261948-dsw--0-ia5 26-Sep-2026 19:48:37 3211
ber01-VHDL13_DWON_270006-2609270006-dsw--0-ia5 27-Sep-2026 00:06:39 3004
ber01-VHDL13_DWON_270221-2609270221-dsw--0-ia5 27-Sep-2026 02:22:03 3004
ber01-VHDL13_DWON_270250-2609270250-dsw--0-ia5 27-Sep-2026 02:51:30 3004
ber01-VHDL13_DWON_270508-2609270508-dsw--0-ia5 27-Sep-2026 05:08:13 3488
ber01-VHDL13_DWON_270613-2609270613-dsw--0-ia5 27-Sep-2026 06:14:04 3616
ber01-VHDL13_DWON_270816-2609270816-dsw--0-ia5 27-Sep-2026 08:16:29 3514
ber01-VHDL13_DWPG_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:12 2683
ber01-VHDL13_DWPG_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:06 1711
ber01-VHDL13_DWPH_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:15 2564
ber01-VHDL13_DWPH_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:06 1940
ber01-VHDL13_DWSG_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:15 2275
ber01-VHDL13_DWSG_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:06 2513
ber01-VHDL17_DWOG_261200-2609261200-dsw--0-ia5 26-Sep-2026 11:32:16 3008
swis2-VHDL20_DWEG_251800-2609251800-dsw--0-ia5 25-Sep-2026 18:30:05 1160
swis2-VHDL20_DWEG_260200-2609260200-dsw--0-ia5 26-Sep-2026 02:30:18 889
swis2-VHDL20_DWEG_260400-2609260400-dsw--0-ia5 26-Sep-2026 05:01:18 940
swis2-VHDL20_DWEG_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:12 1097
swis2-VHDL20_DWEG_261800-2609261800-dsw--0-ia5 26-Sep-2026 18:30:09 875
swis2-VHDL20_DWEG_270200-2609270200-dsw--0-ia5 27-Sep-2026 02:30:04 739
swis2-VHDL20_DWEG_270400-2609270400-dsw--0-ia5 27-Sep-2026 05:01:28 738
swis2-VHDL20_DWEG_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:06 813
swis2-VHDL20_DWEH_251800-2609251800-dsw--0-ia5 25-Sep-2026 18:30:05 1312
swis2-VHDL20_DWEH_260200-2609260200-dsw--0-ia5 26-Sep-2026 02:30:18 904
swis2-VHDL20_DWEH_260400-2609260400-dsw--0-ia5 26-Sep-2026 05:01:18 818
swis2-VHDL20_DWEH_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:12 983
swis2-VHDL20_DWEH_261800-2609261800-dsw--0-ia5 26-Sep-2026 18:30:09 1071
swis2-VHDL20_DWEH_270200-2609270200-dsw--0-ia5 27-Sep-2026 02:30:04 753
swis2-VHDL20_DWEH_270400-2609270400-dsw--0-ia5 27-Sep-2026 05:01:28 752
swis2-VHDL20_DWEH_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:06 807
swis2-VHDL20_DWEI_251800-2609251800-dsw--0-ia5 25-Sep-2026 18:30:05 1026
swis2-VHDL20_DWEI_260200-2609260200-dsw--0-ia5 26-Sep-2026 02:30:18 771
swis2-VHDL20_DWEI_260400-2609260400-dsw--0-ia5 26-Sep-2026 05:01:18 822
swis2-VHDL20_DWEI_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:12 961
swis2-VHDL20_DWEI_261800-2609261800-dsw--0-ia5 26-Sep-2026 18:30:09 1067
swis2-VHDL20_DWEI_270200-2609270200-dsw--0-ia5 27-Sep-2026 02:30:04 761
swis2-VHDL20_DWEI_270400-2609270400-dsw--0-ia5 27-Sep-2026 05:01:28 760
swis2-VHDL20_DWEI_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:06 818
swis2-VHDL20_DWHG_251800-2609251800-dsw--0-ia5 25-Sep-2026 18:45:11 1194
swis2-VHDL20_DWHG_260200-2609260200-dsw--0-ia5 26-Sep-2026 02:47:08 1096
swis2-VHDL20_DWHG_260400-2609260400-dsw--0-ia5 26-Sep-2026 05:00:14 1093
swis2-VHDL20_DWHG_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:45:51 1178
swis2-VHDL20_DWHG_261800-2609261800-dsw--0-ia5 26-Sep-2026 18:45:21 1084
swis2-VHDL20_DWHG_270200-2609270200-dsw--0-ia5 27-Sep-2026 02:45:55 962
swis2-VHDL20_DWHG_270400-2609270400-dsw--0-ia5 27-Sep-2026 05:00:18 959
swis2-VHDL20_DWHG_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:45:57 1100
swis2-VHDL20_DWHH_251800-2609251800-dsw--0-ia5 25-Sep-2026 18:45:11 1321
swis2-VHDL20_DWHH_260200-2609260200-dsw--0-ia5 26-Sep-2026 02:47:08 1220
swis2-VHDL20_DWHH_260400-2609260400-dsw--0-ia5 26-Sep-2026 05:00:14 1220
swis2-VHDL20_DWHH_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:45:51 1213
swis2-VHDL20_DWHH_261800-2609261800-dsw--0-ia5 26-Sep-2026 18:45:21 1043
swis2-VHDL20_DWHH_270200-2609270200-dsw--0-ia5 27-Sep-2026 02:45:55 956
swis2-VHDL20_DWHH_270400-2609270400-dsw--0-ia5 27-Sep-2026 05:00:18 956
swis2-VHDL20_DWHH_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:45:57 1095
swis2-VHDL20_DWLG_251800-2609251800-dsw--0-ia5 25-Sep-2026 18:31:04 997
swis2-VHDL20_DWLG_260200-2609260200-dsw--0-ia5 26-Sep-2026 02:30:43 894
swis2-VHDL20_DWLG_260400-2609260400-dsw--0-ia5 26-Sep-2026 05:00:18 870
swis2-VHDL20_DWLG_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:37 962
swis2-VHDL20_DWLG_261800-2609261800-dsw--0-ia5 26-Sep-2026 18:31:13 885
swis2-VHDL20_DWLG_270200-2609270200-dsw--0-ia5 27-Sep-2026 02:30:38 763
swis2-VHDL20_DWLG_270400-2609270400-dsw--0-ia5 27-Sep-2026 05:00:18 898
swis2-VHDL20_DWLG_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:30 1067
swis2-VHDL20_DWLH_251800-2609251800-dsw--0-ia5 25-Sep-2026 18:31:04 978
swis2-VHDL20_DWLH_260200-2609260200-dsw--0-ia5 26-Sep-2026 02:30:43 872
swis2-VHDL20_DWLH_260400-2609260400-dsw--0-ia5 26-Sep-2026 05:00:18 879
swis2-VHDL20_DWLH_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:37 971
swis2-VHDL20_DWLH_261800-2609261800-dsw--0-ia5 26-Sep-2026 18:31:13 891
swis2-VHDL20_DWLH_270200-2609270200-dsw--0-ia5 27-Sep-2026 02:30:38 769
swis2-VHDL20_DWLH_270400-2609270400-dsw--0-ia5 27-Sep-2026 05:00:18 865
swis2-VHDL20_DWLH_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:30 937
swis2-VHDL20_DWLI_251800-2609251800-dsw--0-ia5 25-Sep-2026 18:31:04 987
swis2-VHDL20_DWLI_260200-2609260200-dsw--0-ia5 26-Sep-2026 02:30:43 885
swis2-VHDL20_DWLI_260400-2609260400-dsw--0-ia5 26-Sep-2026 05:00:18 849
swis2-VHDL20_DWLI_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:37 940
swis2-VHDL20_DWLI_261800-2609261800-dsw--0-ia5 26-Sep-2026 18:31:13 869
swis2-VHDL20_DWLI_270200-2609270200-dsw--0-ia5 27-Sep-2026 02:30:38 748
swis2-VHDL20_DWLI_270400-2609270400-dsw--0-ia5 27-Sep-2026 05:00:18 905
swis2-VHDL20_DWLI_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:30 976
swis2-VHDL20_DWMO_251800-2609251800-dsw--0-ia5 25-Sep-2026 18:30:09 1323
swis2-VHDL20_DWMO_260200-2609260200-dsw--0-ia5 26-Sep-2026 02:30:03 1134
swis2-VHDL20_DWMO_260400-2609260400-dsw--0-ia5 26-Sep-2026 05:00:04 893
swis2-VHDL20_DWMO_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:12 1050
swis2-VHDL20_DWMO_261800-2609261800-dsw--0-ia5 26-Sep-2026 18:30:09 1153
swis2-VHDL20_DWMO_270200-2609270200-dsw--0-ia5 27-Sep-2026 02:30:04 942
swis2-VHDL20_DWMO_270400-2609270400-dsw--0-ia5 27-Sep-2026 05:00:04 950
swis2-VHDL20_DWMO_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:11 1184
swis2-VHDL20_DWMP_251800-2609251800-dsw--0-ia5 25-Sep-2026 18:30:09 1321
swis2-VHDL20_DWMP_260200-2609260200-dsw--0-ia5 26-Sep-2026 02:30:03 1132
swis2-VHDL20_DWMP_260400-2609260400-dsw--0-ia5 26-Sep-2026 05:00:04 890
swis2-VHDL20_DWMP_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:12 1041
swis2-VHDL20_DWMP_261800-2609261800-dsw--0-ia5 26-Sep-2026 18:30:09 1261
swis2-VHDL20_DWMP_270200-2609270200-dsw--0-ia5 27-Sep-2026 02:30:04 928
swis2-VHDL20_DWMP_270400-2609270400-dsw--0-ia5 27-Sep-2026 05:00:04 935
swis2-VHDL20_DWMP_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:11 1312
swis2-VHDL20_DWPG_251800-2609251800-dsw--0-ia5 25-Sep-2026 18:31:04 989
swis2-VHDL20_DWPG_260200-2609260200-dsw--0-ia5 26-Sep-2026 02:30:43 879
swis2-VHDL20_DWPG_260400-2609260400-dsw--0-ia5 26-Sep-2026 05:00:18 926
swis2-VHDL20_DWPG_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:37 1017
swis2-VHDL20_DWPG_261800-2609261800-dsw--0-ia5 26-Sep-2026 18:31:13 1038
swis2-VHDL20_DWPG_270200-2609270200-dsw--0-ia5 27-Sep-2026 02:30:38 875
swis2-VHDL20_DWPG_270400-2609270400-dsw--0-ia5 27-Sep-2026 05:00:18 846
swis2-VHDL20_DWPG_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:30 771
swis2-VHDL20_DWPH_251800-2609251800-dsw--0-ia5 25-Sep-2026 18:31:04 1018
swis2-VHDL20_DWPH_260200-2609260200-dsw--0-ia5 26-Sep-2026 02:30:43 915
swis2-VHDL20_DWPH_260400-2609260400-dsw--0-ia5 26-Sep-2026 05:00:18 921
swis2-VHDL20_DWPH_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:37 1013
swis2-VHDL20_DWPH_261800-2609261800-dsw--0-ia5 26-Sep-2026 18:31:13 984
swis2-VHDL20_DWPH_270200-2609270200-dsw--0-ia5 27-Sep-2026 02:30:38 817
swis2-VHDL20_DWPH_270400-2609270400-dsw--0-ia5 27-Sep-2026 05:00:18 788
swis2-VHDL20_DWPH_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:30 774
swis2-VHDL20_DWSG_251800-2609251800-dsw--0-ia5 25-Sep-2026 18:30:09 1015
swis2-VHDL20_DWSG_260200-2609260200-dsw--0-ia5 26-Sep-2026 02:30:18 875
swis2-VHDL20_DWSG_260400-2609260400-dsw--0-ia5 26-Sep-2026 05:00:14 851
swis2-VHDL20_DWSG_260800-2609260800-dsw--0-ia5 26-Sep-2026 08:30:15 943
swis2-VHDL20_DWSG_261800-2609261800-dsw--0-ia5 26-Sep-2026 18:30:09 999
swis2-VHDL20_DWSG_270200-2609270200-dsw--0-ia5 27-Sep-2026 02:30:04 910
swis2-VHDL20_DWSG_270400-2609270400-dsw--0-ia5 27-Sep-2026 05:00:18 901
swis2-VHDL20_DWSG_270800-2609270800-dsw--0-ia5 27-Sep-2026 08:30:06 995
wst04-VHDL20_DWEG_251800-2609251800-omedes--0.pdf 25-Sep-2026 18:30:25 242132
wst04-VHDL20_DWEG_260200-2609260200-omedes--0.pdf 26-Sep-2026 02:30:20 241167
wst04-VHDL20_DWEG_260400-2609260400-omedes--0.pdf 26-Sep-2026 05:00:14 241187
wst04-VHDL20_DWEG_260800-2609260800-omedes--0.pdf 26-Sep-2026 08:30:15 241899
wst04-VHDL20_DWEG_261800-2609261800-omedes--0.pdf 26-Sep-2026 18:30:21 241218
wst04-VHDL20_DWEG_270200-2609270200-omedes--0.pdf 27-Sep-2026 02:30:14 239826
wst04-VHDL20_DWEG_270400-2609270400-omedes--0.pdf 27-Sep-2026 05:00:14 239642
wst04-VHDL20_DWEG_270800-2609270800-omedes--0.pdf 27-Sep-2026 08:30:17 240362
wst04-VHDL20_DWEH_251800-2609251800-omedes--0.pdf 25-Sep-2026 18:30:25 235129
wst04-VHDL20_DWEH_260200-2609260200-omedes--0.pdf 26-Sep-2026 02:30:20 234347
wst04-VHDL20_DWEH_260400-2609260400-omedes--0.pdf 26-Sep-2026 05:00:14 233669
wst04-VHDL20_DWEH_260800-2609260800-omedes--0.pdf 26-Sep-2026 08:30:15 234440
wst04-VHDL20_DWEH_261800-2609261800-omedes--0.pdf 26-Sep-2026 18:30:21 235217
wst04-VHDL20_DWEH_270200-2609270200-omedes--0.pdf 27-Sep-2026 02:30:14 233015
wst04-VHDL20_DWEH_270400-2609270400-omedes--0.pdf 27-Sep-2026 05:00:14 233075
wst04-VHDL20_DWEH_270800-2609270800-omedes--0.pdf 27-Sep-2026 08:30:17 233791
wst04-VHDL20_DWEI_251800-2609251800-omedes--0.pdf 25-Sep-2026 18:30:25 347134
wst04-VHDL20_DWEI_260200-2609260200-omedes--0.pdf 26-Sep-2026 02:30:20 346406
wst04-VHDL20_DWEI_260400-2609260400-omedes--0.pdf 26-Sep-2026 05:00:18 346430
wst04-VHDL20_DWEI_260800-2609260800-omedes--0.pdf 26-Sep-2026 08:30:15 346602
wst04-VHDL20_DWEI_261800-2609261800-omedes--0.pdf 26-Sep-2026 18:30:21 347992
wst04-VHDL20_DWEI_270200-2609270200-omedes--0.pdf 27-Sep-2026 02:30:14 346136
wst04-VHDL20_DWEI_270400-2609270400-omedes--0.pdf 27-Sep-2026 05:00:18 345895
wst04-VHDL20_DWEI_270800-2609270800-omedes--0.pdf 27-Sep-2026 08:30:20 346024
wst04-VHDL20_DWHG_251800-2609251800-omedes--0.pdf 25-Sep-2026 18:45:13 347693
wst04-VHDL20_DWHG_260200-2609260200-omedes--0.pdf 26-Sep-2026 02:47:08 347406
wst04-VHDL20_DWHG_260400-2609260400-omedes--0.pdf 26-Sep-2026 05:00:18 347190
wst04-VHDL20_DWHG_260800-2609260800-omedes--0.pdf 26-Sep-2026 08:45:51 347985
wst04-VHDL20_DWHG_261800-2609261800-omedes--0.pdf 26-Sep-2026 18:45:21 347943
wst04-VHDL20_DWHG_270200-2609270200-omedes--0.pdf 27-Sep-2026 02:45:55 347318
wst04-VHDL20_DWHG_270400-2609270400-omedes--0.pdf 27-Sep-2026 05:00:18 347114
wst04-VHDL20_DWHG_270800-2609270800-omedes--0.pdf 27-Sep-2026 08:45:57 348525
wst04-VHDL20_DWHH_251800-2609251800-omedes--0.pdf 25-Sep-2026 18:45:13 334263
wst04-VHDL20_DWHH_260200-2609260200-omedes--0.pdf 26-Sep-2026 02:47:08 334100
wst04-VHDL20_DWHH_260400-2609260400-omedes--0.pdf 26-Sep-2026 05:00:18 230031
wst04-VHDL20_DWHH_260800-2609260800-omedes--0.pdf 26-Sep-2026 08:45:51 333218
wst04-VHDL20_DWHH_261800-2609261800-omedes--0.pdf 26-Sep-2026 18:45:21 333864
wst04-VHDL20_DWHH_270200-2609270200-omedes--0.pdf 27-Sep-2026 02:45:55 333008
wst04-VHDL20_DWHH_270400-2609270400-omedes--0.pdf 27-Sep-2026 05:00:18 228881
wst04-VHDL20_DWHH_270800-2609270800-omedes--0.pdf 27-Sep-2026 08:45:57 333648
wst04-VHDL20_DWLG_251800-2609251800-omedes--0.pdf 25-Sep-2026 18:31:34 333686
wst04-VHDL20_DWLG_260200-2609260200-omedes--0.pdf 26-Sep-2026 02:30:43 333567
wst04-VHDL20_DWLG_260400-2609260400-omedes--0.pdf 26-Sep-2026 05:00:44 333106
wst04-VHDL20_DWLG_260800-2609260800-omedes--0.pdf 26-Sep-2026 08:30:58 333147
wst04-VHDL20_DWLG_261800-2609261800-omedes--0.pdf 26-Sep-2026 18:31:29 333609
wst04-VHDL20_DWLG_270200-2609270200-omedes--0.pdf 27-Sep-2026 02:30:38 333188
wst04-VHDL20_DWLG_270400-2609270400-omedes--0.pdf 27-Sep-2026 05:00:44 334677
wst04-VHDL20_DWLG_270800-2609270800-omedes--0.pdf 27-Sep-2026 08:30:56 334937
wst04-VHDL20_DWLH_251800-2609251800-omedes--0.pdf 25-Sep-2026 18:31:47 337688
wst04-VHDL20_DWLH_260200-2609260200-omedes--0.pdf 26-Sep-2026 02:30:43 337574
wst04-VHDL20_DWLH_260400-2609260400-omedes--0.pdf 26-Sep-2026 05:00:44 337149
wst04-VHDL20_DWLH_260800-2609260800-omedes--0.pdf 26-Sep-2026 08:30:58 337196
wst04-VHDL20_DWLH_261800-2609261800-omedes--0.pdf 26-Sep-2026 18:31:23 337628
wst04-VHDL20_DWLH_270200-2609270200-omedes--0.pdf 27-Sep-2026 02:30:38 337238
wst04-VHDL20_DWLH_270400-2609270400-omedes--0.pdf 27-Sep-2026 05:00:44 337629
wst04-VHDL20_DWLH_270800-2609270800-omedes--0.pdf 27-Sep-2026 08:30:56 338253
wst04-VHDL20_DWLI_251800-2609251800-omedes--0.pdf 25-Sep-2026 18:31:34 338781
wst04-VHDL20_DWLI_260200-2609260200-omedes--0.pdf 26-Sep-2026 02:30:43 338667
wst04-VHDL20_DWLI_260400-2609260400-omedes--0.pdf 26-Sep-2026 05:00:44 338138
wst04-VHDL20_DWLI_260800-2609260800-omedes--0.pdf 26-Sep-2026 08:30:58 382810
wst04-VHDL20_DWLI_261800-2609261800-omedes--0.pdf 26-Sep-2026 18:31:23 339142
wst04-VHDL20_DWLI_270200-2609270200-omedes--0.pdf 27-Sep-2026 02:30:38 338742
wst04-VHDL20_DWLI_270400-2609270400-omedes--0.pdf 27-Sep-2026 05:00:44 339757
wst04-VHDL20_DWLI_270800-2609270800-omedes--0.pdf 27-Sep-2026 08:30:56 384522
wst04-VHDL20_DWMO_251800-2609251800-omedes--0.pdf 25-Sep-2026 18:30:25 354446
wst04-VHDL20_DWMO_260200-2609260200-omedes--0.pdf 26-Sep-2026 02:30:20 455677
wst04-VHDL20_DWMO_260400-2609260400-omedes--0.pdf 26-Sep-2026 05:00:14 454482
wst04-VHDL20_DWMO_260800-2609260800-omedes--0.pdf 26-Sep-2026 08:30:37 454556
wst04-VHDL20_DWMO_261800-2609261800-omedes--0.pdf 26-Sep-2026 18:30:21 353491
wst04-VHDL20_DWMO_270200-2609270200-omedes--0.pdf 27-Sep-2026 02:30:28 455106
wst04-VHDL20_DWMO_270400-2609270400-omedes--0.pdf 27-Sep-2026 05:00:14 455002
wst04-VHDL20_DWMO_270800-2609270800-omedes--0.pdf 27-Sep-2026 08:30:20 455449
wst04-VHDL20_DWMP_251800-2609251800-omedes--0.pdf 25-Sep-2026 18:30:25 461379
wst04-VHDL20_DWMP_260200-2609260200-omedes--0.pdf 26-Sep-2026 02:30:20 562069
wst04-VHDL20_DWMP_260400-2609260400-omedes--0.pdf 26-Sep-2026 05:00:18 560918
wst04-VHDL20_DWMP_260800-2609260800-omedes--0.pdf 26-Sep-2026 08:30:37 459767
wst04-VHDL20_DWMP_261800-2609261800-omedes--0.pdf 26-Sep-2026 18:30:21 460503
wst04-VHDL20_DWMP_270200-2609270200-omedes--0.pdf 27-Sep-2026 02:30:28 561624
wst04-VHDL20_DWMP_270400-2609270400-omedes--0.pdf 27-Sep-2026 05:00:18 561435
wst04-VHDL20_DWMP_270800-2609270800-omedes--0.pdf 27-Sep-2026 08:30:30 460724
wst04-VHDL20_DWPG_251800-2609251800-omedes--0.pdf 25-Sep-2026 18:31:34 348138
wst04-VHDL20_DWPG_260200-2609260200-omedes--0.pdf 26-Sep-2026 02:30:43 244434
wst04-VHDL20_DWPG_260400-2609260400-omedes--0.pdf 26-Sep-2026 05:00:32 347667
wst04-VHDL20_DWPG_260800-2609260800-omedes--0.pdf 26-Sep-2026 08:30:58 392254
wst04-VHDL20_DWPG_261800-2609261800-omedes--0.pdf 26-Sep-2026 18:31:23 347931
wst04-VHDL20_DWPG_270200-2609270200-omedes--0.pdf 27-Sep-2026 02:30:38 243948
wst04-VHDL20_DWPG_270400-2609270400-omedes--0.pdf 27-Sep-2026 05:00:34 347810
wst04-VHDL20_DWPG_270800-2609270800-omedes--0.pdf 27-Sep-2026 08:30:56 392806
wst04-VHDL20_DWPH_251800-2609251800-omedes--0.pdf 25-Sep-2026 18:31:34 243025
wst04-VHDL20_DWPH_260200-2609260200-omedes--0.pdf 26-Sep-2026 02:30:43 242921
wst04-VHDL20_DWPH_260400-2609260400-omedes--0.pdf 26-Sep-2026 05:00:32 242553
wst04-VHDL20_DWPH_260800-2609260800-omedes--0.pdf 26-Sep-2026 08:30:58 242529
wst04-VHDL20_DWPH_261800-2609261800-omedes--0.pdf 26-Sep-2026 18:31:23 242796
wst04-VHDL20_DWPH_270200-2609270200-omedes--0.pdf 27-Sep-2026 02:30:38 242392
wst04-VHDL20_DWPH_270400-2609270400-omedes--0.pdf 27-Sep-2026 05:00:34 242706
wst04-VHDL20_DWPH_270800-2609270800-omedes--0.pdf 27-Sep-2026 08:30:56 243100
wst04-VHDL20_DWSG_251800-2609251800-omedes--0.pdf 25-Sep-2026 18:30:25 346968
wst04-VHDL20_DWSG_260200-2609260200-omedes--0.pdf 26-Sep-2026 02:30:20 346606
wst04-VHDL20_DWSG_260400-2609260400-omedes--0.pdf 26-Sep-2026 05:00:14 346421
wst04-VHDL20_DWSG_260800-2609260800-omedes--0.pdf 26-Sep-2026 08:30:37 346427
wst04-VHDL20_DWSG_261800-2609261800-omedes--0.pdf 26-Sep-2026 18:30:21 347438
wst04-VHDL20_DWSG_270200-2609270200-omedes--0.pdf 27-Sep-2026 02:30:14 347141
wst04-VHDL20_DWSG_270400-2609270400-omedes--0.pdf 27-Sep-2026 05:00:14 346929
wst04-VHDL20_DWSG_270800-2609270800-omedes--0.pdf 27-Sep-2026 08:30:20 347110