Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_040600 04-Jul-2026 13:16:49 19115
FPDL13_DWMZ_050600 05-Jul-2026 10:58:49 3878
SXDL31_DWAV_041800 04-Jul-2026 16:30:20 9008
SXDL31_DWAV_050800 05-Jul-2026 07:13:05 12238
SXDL31_DWAV_051800 05-Jul-2026 16:27:09 4217
SXDL31_DWAV_060800 06-Jul-2026 07:43:58 12095
SXDL31_DWAV_LATEST 06-Jul-2026 07:43:58 12095
SXDL33_DWAV_050000 05-Jul-2026 09:24:38 7907
SXDL33_DWAV_060000 06-Jul-2026 08:52:45 9874
SXDL33_DWAV_LATEST 06-Jul-2026 08:52:45 9874
ber01-FWDL39_DWMS_041200-2607041200-dsw--0-ia5 04-Jul-2026 11:47:02 1322
ber01-FWDL39_DWMS_051200-2607051200-dsw--0-ia5 05-Jul-2026 12:03:06 1376
ber01-VHDL13_DWEG_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:28:17 2935
ber01-VHDL13_DWEG_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:28:16 2694
ber01-VHDL13_DWEH_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:28:17 3093
ber01-VHDL13_DWEH_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:28:16 2709
ber01-VHDL13_DWEI_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:28:11 2689
ber01-VHDL13_DWEI_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:28:16 2451
ber01-VHDL13_DWHG_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:13 3848
ber01-VHDL13_DWHG_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:07 4353
ber01-VHDL13_DWHH_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:14 3178
ber01-VHDL13_DWHH_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:07 3615
ber01-VHDL13_DWLG_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:03 3175
ber01-VHDL13_DWLG_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:02 2863
ber01-VHDL13_DWLH_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:03 2881
ber01-VHDL13_DWLH_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:02 2995
ber01-VHDL13_DWLI_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:03 2628
ber01-VHDL13_DWLI_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:02 2532
ber01-VHDL13_DWMO_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:03 3503
ber01-VHDL13_DWMO_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:02 3031
ber01-VHDL13_DWMP_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:03 3587
ber01-VHDL13_DWMP_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:02 3445
ber01-VHDL13_DWOG_041700-2607041700-dsw--0-ia5 04-Jul-2026 18:00:07 3457
ber01-VHDL13_DWOG_050300-2607050300-dsw--0-ia5 05-Jul-2026 03:00:22 3811
ber01-VHDL13_DWOG_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:03 3825
ber01-VHDL13_DWOG_051700-2607051700-dsw--0-ia5 05-Jul-2026 18:00:06 3357
ber01-VHDL13_DWOG_060300-2607060300-dsw--0-ia5 06-Jul-2026 03:00:06 3730
ber01-VHDL13_DWOG_060300_COR-2607060300-dsw--0-ia5 06-Jul-2026 00:11:53 3734
ber01-VHDL13_DWOG_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:02 3980
ber01-VHDL13_DWON_041452-2607041452-dsw--0-ia5 04-Jul-2026 14:52:11 3300
ber01-VHDL13_DWON_041703-2607041703-dsw--0-ia5 04-Jul-2026 17:03:42 3183
ber01-VHDL13_DWON_050124-2607050124-dsw--0-ia5 05-Jul-2026 01:24:27 3016
ber01-VHDL13_DWON_050247-2607050247-dsw--0-ia5 05-Jul-2026 02:48:20 3016
ber01-VHDL13_DWON_050523-2607050523-dsw--0-ia5 05-Jul-2026 05:23:42 3081
ber01-VHDL13_DWON_050901-2607050901-dsw--0-ia5 05-Jul-2026 09:01:27 3081
ber01-VHDL13_DWON_051243-2607051243-dsw--0-ia5 05-Jul-2026 12:43:31 2708
ber01-VHDL13_DWON_051732-2607051732-dsw--0-ia5 05-Jul-2026 17:32:42 2836
ber01-VHDL13_DWON_060011-2607060011-dsw--0-ia5 06-Jul-2026 00:11:31 2944
ber01-VHDL13_DWON_060011_COR-2607060011-dsw--0-ia5 06-Jul-2026 00:12:06 2948
ber01-VHDL13_DWON_060152-2607060152-dsw--0-ia5 06-Jul-2026 01:52:41 2944
ber01-VHDL13_DWON_060526-2607060526-dsw--0-ia5 06-Jul-2026 05:26:37 2985
ber01-VHDL13_DWON_060614-2607060614-dsw--0-ia5 06-Jul-2026 06:14:52 3792
ber01-VHDL13_DWON_060911-2607060911-dsw--0-ia5 06-Jul-2026 09:11:37 3792
ber01-VHDL13_DWPG_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:03 2833
ber01-VHDL13_DWPG_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:02 2726
ber01-VHDL13_DWPH_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:03 2761
ber01-VHDL13_DWPH_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:02 2976
ber01-VHDL13_DWSG_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:14 3286
ber01-VHDL13_DWSG_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:02 2864
ber01-VHDL17_DWOG_041200-2607041200-dsw--0-ia5 04-Jul-2026 12:00:37 2129
ber01-VHDL17_DWOG_051200-2607051200-dsw--0-ia5 05-Jul-2026 12:02:16 2576
ber01-VHDL17_DWOG_061200-2607061200-dsw--0-ia5 06-Jul-2026 11:07:56 2534
swis2-VHDL20_DWEG_041800-2607041800-dsw--0-ia5 04-Jul-2026 18:30:02 1275
swis2-VHDL20_DWEG_050200-2607050200-dsw--0-ia5 05-Jul-2026 02:30:01 1104
swis2-VHDL20_DWEG_050400-2607050400-dsw--0-ia5 05-Jul-2026 05:01:26 1113
swis2-VHDL20_DWEG_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:13 1389
swis2-VHDL20_DWEG_051800-2607051800-dsw--0-ia5 05-Jul-2026 18:30:03 1132
swis2-VHDL20_DWEG_060200-2607060200-dsw--0-ia5 06-Jul-2026 02:30:02 970
swis2-VHDL20_DWEG_060400-2607060400-dsw--0-ia5 06-Jul-2026 05:01:17 966
swis2-VHDL20_DWEG_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:02 1091
swis2-VHDL20_DWEH_041800-2607041800-dsw--0-ia5 04-Jul-2026 18:30:02 1252
swis2-VHDL20_DWEH_050200-2607050200-dsw--0-ia5 05-Jul-2026 02:30:01 1099
swis2-VHDL20_DWEH_050400-2607050400-dsw--0-ia5 05-Jul-2026 05:01:26 1176
swis2-VHDL20_DWEH_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:14 1414
swis2-VHDL20_DWEH_051800-2607051800-dsw--0-ia5 05-Jul-2026 18:30:03 1203
swis2-VHDL20_DWEH_060200-2607060200-dsw--0-ia5 06-Jul-2026 02:30:09 1053
swis2-VHDL20_DWEH_060400-2607060400-dsw--0-ia5 06-Jul-2026 05:01:17 972
swis2-VHDL20_DWEH_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:02 1091
swis2-VHDL20_DWEI_041800-2607041800-dsw--0-ia5 04-Jul-2026 18:30:02 1266
swis2-VHDL20_DWEI_050200-2607050200-dsw--0-ia5 05-Jul-2026 02:30:01 1126
swis2-VHDL20_DWEI_050400-2607050400-dsw--0-ia5 05-Jul-2026 05:01:26 1102
swis2-VHDL20_DWEI_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:13 1360
swis2-VHDL20_DWEI_051800-2607051800-dsw--0-ia5 05-Jul-2026 18:30:03 1116
swis2-VHDL20_DWEI_060200-2607060200-dsw--0-ia5 06-Jul-2026 02:30:02 965
swis2-VHDL20_DWEI_060400-2607060400-dsw--0-ia5 06-Jul-2026 05:01:17 959
swis2-VHDL20_DWEI_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:02 1084
swis2-VHDL20_DWHG_041800-2607041800-dsw--0-ia5 04-Jul-2026 18:45:01 1794
swis2-VHDL20_DWHG_050200-2607050200-dsw--0-ia5 05-Jul-2026 02:46:04 1396
swis2-VHDL20_DWHG_050400-2607050400-dsw--0-ia5 05-Jul-2026 05:00:17 1389
swis2-VHDL20_DWHG_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:45:12 1858
swis2-VHDL20_DWHG_051800-2607051800-dsw--0-ia5 05-Jul-2026 18:45:03 2370
swis2-VHDL20_DWHG_060200-2607060200-dsw--0-ia5 06-Jul-2026 02:46:08 2007
swis2-VHDL20_DWHG_060400-2607060400-dsw--0-ia5 06-Jul-2026 05:00:17 2004
swis2-VHDL20_DWHG_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:45:06 2316
swis2-VHDL20_DWHH_041800-2607041800-dsw--0-ia5 04-Jul-2026 18:45:01 1632
swis2-VHDL20_DWHH_050200-2607050200-dsw--0-ia5 05-Jul-2026 02:46:04 1389
swis2-VHDL20_DWHH_050400-2607050400-dsw--0-ia5 05-Jul-2026 05:00:17 1385
swis2-VHDL20_DWHH_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:45:12 1621
swis2-VHDL20_DWHH_051800-2607051800-dsw--0-ia5 05-Jul-2026 18:45:03 2206
swis2-VHDL20_DWHH_060200-2607060200-dsw--0-ia5 06-Jul-2026 02:46:08 1759
swis2-VHDL20_DWHH_060400-2607060400-dsw--0-ia5 06-Jul-2026 05:00:17 1759
swis2-VHDL20_DWHH_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:45:06 1999
swis2-VHDL20_DWLG_041800-2607041800-dsw--0-ia5 04-Jul-2026 18:31:11 1588
swis2-VHDL20_DWLG_050200-2607050200-dsw--0-ia5 05-Jul-2026 02:30:25 1394
swis2-VHDL20_DWLG_050400-2607050400-dsw--0-ia5 05-Jul-2026 05:00:11 1455
swis2-VHDL20_DWLG_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:21 1710
swis2-VHDL20_DWLG_051800-2607051800-dsw--0-ia5 05-Jul-2026 18:31:05 1536
swis2-VHDL20_DWLG_060200-2607060200-dsw--0-ia5 06-Jul-2026 02:30:21 1401
swis2-VHDL20_DWLG_060400-2607060400-dsw--0-ia5 06-Jul-2026 05:00:11 1377
swis2-VHDL20_DWLG_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:21 1452
swis2-VHDL20_DWLH_041800-2607041800-dsw--0-ia5 04-Jul-2026 18:31:11 1333
swis2-VHDL20_DWLH_050200-2607050200-dsw--0-ia5 05-Jul-2026 02:30:25 1207
swis2-VHDL20_DWLH_050400-2607050400-dsw--0-ia5 05-Jul-2026 05:00:11 1203
swis2-VHDL20_DWLH_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:21 1405
swis2-VHDL20_DWLH_051800-2607051800-dsw--0-ia5 05-Jul-2026 18:31:05 1531
swis2-VHDL20_DWLH_060200-2607060200-dsw--0-ia5 06-Jul-2026 02:30:21 1407
swis2-VHDL20_DWLH_060400-2607060400-dsw--0-ia5 06-Jul-2026 05:00:11 1372
swis2-VHDL20_DWLH_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:21 1599
swis2-VHDL20_DWLI_041800-2607041800-dsw--0-ia5 04-Jul-2026 18:31:11 1339
swis2-VHDL20_DWLI_050200-2607050200-dsw--0-ia5 05-Jul-2026 02:30:25 1201
swis2-VHDL20_DWLI_050400-2607050400-dsw--0-ia5 05-Jul-2026 05:00:11 1268
swis2-VHDL20_DWLI_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:21 1413
swis2-VHDL20_DWLI_051800-2607051800-dsw--0-ia5 05-Jul-2026 18:31:05 1440
swis2-VHDL20_DWLI_060200-2607060200-dsw--0-ia5 06-Jul-2026 02:30:21 1354
swis2-VHDL20_DWLI_060400-2607060400-dsw--0-ia5 06-Jul-2026 05:00:11 1273
swis2-VHDL20_DWLI_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:21 1436
swis2-VHDL20_DWMO_041800-2607041800-dsw--0-ia5 04-Jul-2026 18:30:10 1602
swis2-VHDL20_DWMO_050200-2607050200-dsw--0-ia5 05-Jul-2026 02:30:01 1522
swis2-VHDL20_DWMO_050400-2607050400-dsw--0-ia5 05-Jul-2026 05:00:01 1534
swis2-VHDL20_DWMO_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:03 1715
swis2-VHDL20_DWMO_051800-2607051800-dsw--0-ia5 05-Jul-2026 18:30:03 1770
swis2-VHDL20_DWMO_060200-2607060200-dsw--0-ia5 06-Jul-2026 02:30:02 1293
swis2-VHDL20_DWMO_060400-2607060400-dsw--0-ia5 06-Jul-2026 05:00:01 1226
swis2-VHDL20_DWMO_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:02 1362
swis2-VHDL20_DWMP_041800-2607041800-dsw--0-ia5 04-Jul-2026 18:30:10 1641
swis2-VHDL20_DWMP_050200-2607050200-dsw--0-ia5 05-Jul-2026 02:30:01 1544
swis2-VHDL20_DWMP_050400-2607050400-dsw--0-ia5 05-Jul-2026 05:00:01 1554
swis2-VHDL20_DWMP_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:03 1789
swis2-VHDL20_DWMP_051800-2607051800-dsw--0-ia5 05-Jul-2026 18:30:03 1796
swis2-VHDL20_DWMP_060200-2607060200-dsw--0-ia5 06-Jul-2026 02:30:02 1332
swis2-VHDL20_DWMP_060400-2607060400-dsw--0-ia5 06-Jul-2026 05:00:01 1473
swis2-VHDL20_DWMP_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:02 1611
swis2-VHDL20_DWPG_041800-2607041800-dsw--0-ia5 04-Jul-2026 18:31:11 1173
swis2-VHDL20_DWPG_050200-2607050200-dsw--0-ia5 05-Jul-2026 02:30:25 1040
swis2-VHDL20_DWPG_050400-2607050400-dsw--0-ia5 05-Jul-2026 05:00:11 1170
swis2-VHDL20_DWPG_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:21 1258
swis2-VHDL20_DWPG_051800-2607051800-dsw--0-ia5 05-Jul-2026 18:31:05 1231
swis2-VHDL20_DWPG_060200-2607060200-dsw--0-ia5 06-Jul-2026 02:30:21 1236
swis2-VHDL20_DWPG_060400-2607060400-dsw--0-ia5 06-Jul-2026 05:00:11 1164
swis2-VHDL20_DWPG_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:21 1302
swis2-VHDL20_DWPH_041800-2607041800-dsw--0-ia5 04-Jul-2026 18:31:11 1355
swis2-VHDL20_DWPH_050200-2607050200-dsw--0-ia5 05-Jul-2026 02:30:25 1192
swis2-VHDL20_DWPH_050400-2607050400-dsw--0-ia5 05-Jul-2026 05:00:11 1290
swis2-VHDL20_DWPH_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:21 1557
swis2-VHDL20_DWPH_051800-2607051800-dsw--0-ia5 05-Jul-2026 18:31:05 1492
swis2-VHDL20_DWPH_060200-2607060200-dsw--0-ia5 06-Jul-2026 02:30:21 1149
swis2-VHDL20_DWPH_060400-2607060400-dsw--0-ia5 06-Jul-2026 05:00:11 1182
swis2-VHDL20_DWPH_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:21 1611
swis2-VHDL20_DWSG_041800-2607041800-dsw--0-ia5 04-Jul-2026 18:30:02 1544
swis2-VHDL20_DWSG_050200-2607050200-dsw--0-ia5 05-Jul-2026 02:30:01 1357
swis2-VHDL20_DWSG_050400-2607050400-dsw--0-ia5 05-Jul-2026 05:00:21 1354
swis2-VHDL20_DWSG_050400_COR-2607050400-dsw--0-ia5 05-Jul-2026 05:11:41 1446
swis2-VHDL20_DWSG_050800-2607050800-dsw--0-ia5 05-Jul-2026 08:30:13 1644
swis2-VHDL20_DWSG_051800-2607051800-dsw--0-ia5 05-Jul-2026 18:30:03 1468
swis2-VHDL20_DWSG_060200-2607060200-dsw--0-ia5 06-Jul-2026 02:30:02 1077
swis2-VHDL20_DWSG_060400-2607060400-dsw--0-ia5 06-Jul-2026 05:00:21 1084
swis2-VHDL20_DWSG_060800-2607060800-dsw--0-ia5 06-Jul-2026 08:30:02 1380
wst04-VHDL20_DWEG_041800-2607041800-omedes--0.pdf 04-Jul-2026 18:30:12 237759
wst04-VHDL20_DWEG_050200-2607050200-omedes--0.pdf 05-Jul-2026 02:30:14 236639
wst04-VHDL20_DWEG_050400-2607050400-omedes--0.pdf 05-Jul-2026 05:00:11 236588
wst04-VHDL20_DWEG_050800-2607050800-omedes--0.pdf 05-Jul-2026 08:30:13 238161
wst04-VHDL20_DWEG_051800-2607051800-omedes--0.pdf 05-Jul-2026 18:30:11 237950
wst04-VHDL20_DWEG_060200-2607060200-omedes--0.pdf 06-Jul-2026 02:30:15 236997
wst04-VHDL20_DWEG_060400-2607060400-omedes--0.pdf 06-Jul-2026 05:00:11 237643
wst04-VHDL20_DWEG_060800-2607060800-omedes--0.pdf 06-Jul-2026 08:30:12 238503
wst04-VHDL20_DWEH_041800-2607041800-omedes--0.pdf 04-Jul-2026 18:30:12 237458
wst04-VHDL20_DWEH_050200-2607050200-omedes--0.pdf 05-Jul-2026 02:30:14 237333
wst04-VHDL20_DWEH_050400-2607050400-omedes--0.pdf 05-Jul-2026 05:00:11 237630
wst04-VHDL20_DWEH_050800-2607050800-omedes--0.pdf 05-Jul-2026 08:30:14 238692
wst04-VHDL20_DWEH_051800-2607051800-omedes--0.pdf 05-Jul-2026 18:30:11 236352
wst04-VHDL20_DWEH_060200-2607060200-omedes--0.pdf 06-Jul-2026 02:30:15 236250
wst04-VHDL20_DWEH_060400-2607060400-omedes--0.pdf 06-Jul-2026 05:00:17 236638
wst04-VHDL20_DWEH_060800-2607060800-omedes--0.pdf 06-Jul-2026 08:30:12 237494
wst04-VHDL20_DWEI_041800-2607041800-omedes--0.pdf 04-Jul-2026 18:30:12 336025
wst04-VHDL20_DWEI_050200-2607050200-omedes--0.pdf 05-Jul-2026 02:30:14 336175
wst04-VHDL20_DWEI_050400-2607050400-omedes--0.pdf 05-Jul-2026 05:00:11 336040
wst04-VHDL20_DWEI_050800-2607050800-omedes--0.pdf 05-Jul-2026 08:30:21 337336
wst04-VHDL20_DWEI_051800-2607051800-omedes--0.pdf 05-Jul-2026 18:30:18 340604
wst04-VHDL20_DWEI_060200-2607060200-omedes--0.pdf 06-Jul-2026 02:30:15 340193
wst04-VHDL20_DWEI_060400-2607060400-omedes--0.pdf 06-Jul-2026 05:00:11 340725
wst04-VHDL20_DWEI_060800-2607060800-omedes--0.pdf 06-Jul-2026 08:30:12 341012
wst04-VHDL20_DWHG_041800-2607041800-omedes--0.pdf 04-Jul-2026 18:45:11 340964
wst04-VHDL20_DWHG_050200-2607050200-omedes--0.pdf 05-Jul-2026 02:46:04 338929
wst04-VHDL20_DWHG_050400-2607050400-omedes--0.pdf 05-Jul-2026 05:00:17 338696
wst04-VHDL20_DWHG_050800-2607050800-omedes--0.pdf 05-Jul-2026 08:45:12 340801
wst04-VHDL20_DWHG_051800-2607051800-omedes--0.pdf 05-Jul-2026 18:45:12 342237
wst04-VHDL20_DWHG_060200-2607060200-omedes--0.pdf 06-Jul-2026 02:46:08 342215
wst04-VHDL20_DWHG_060400-2607060400-omedes--0.pdf 06-Jul-2026 05:00:17 342013
wst04-VHDL20_DWHG_060800-2607060800-omedes--0.pdf 06-Jul-2026 08:45:28 343480
wst04-VHDL20_DWHH_041800-2607041800-omedes--0.pdf 04-Jul-2026 18:45:11 324599
wst04-VHDL20_DWHH_050200-2607050200-omedes--0.pdf 05-Jul-2026 02:46:04 324443
wst04-VHDL20_DWHH_050400-2607050400-omedes--0.pdf 05-Jul-2026 05:00:17 228128
wst04-VHDL20_DWHH_050800-2607050800-omedes--0.pdf 05-Jul-2026 08:45:12 324580
wst04-VHDL20_DWHH_051800-2607051800-omedes--0.pdf 05-Jul-2026 18:45:12 331663
wst04-VHDL20_DWHH_060200-2607060200-omedes--0.pdf 06-Jul-2026 02:46:08 330673
wst04-VHDL20_DWHH_060400-2607060400-omedes--0.pdf 06-Jul-2026 05:00:17 228822
wst04-VHDL20_DWHH_060800-2607060800-omedes--0.pdf 06-Jul-2026 08:45:28 331717
wst04-VHDL20_DWLG_041800-2607041800-omedes--0.pdf 04-Jul-2026 18:31:27 337016
wst04-VHDL20_DWLG_050200-2607050200-omedes--0.pdf 05-Jul-2026 02:30:25 335723
wst04-VHDL20_DWLG_050400-2607050400-omedes--0.pdf 05-Jul-2026 05:00:41 336132
wst04-VHDL20_DWLG_050800-2607050800-omedes--0.pdf 05-Jul-2026 08:30:50 336836
wst04-VHDL20_DWLG_051800-2607051800-omedes--0.pdf 05-Jul-2026 18:31:30 341229
wst04-VHDL20_DWLG_060200-2607060200-omedes--0.pdf 06-Jul-2026 02:30:21 340908
wst04-VHDL20_DWLG_060400-2607060400-omedes--0.pdf 06-Jul-2026 05:00:41 339699
wst04-VHDL20_DWLG_060800-2607060800-omedes--0.pdf 06-Jul-2026 08:30:40 339845
wst04-VHDL20_DWLH_041800-2607041800-omedes--0.pdf 04-Jul-2026 18:31:22 335194
wst04-VHDL20_DWLH_050200-2607050200-omedes--0.pdf 05-Jul-2026 02:30:25 334666
wst04-VHDL20_DWLH_050400-2607050400-omedes--0.pdf 05-Jul-2026 05:00:41 335105
wst04-VHDL20_DWLH_050800-2607050800-omedes--0.pdf 05-Jul-2026 08:30:40 335028
wst04-VHDL20_DWLH_051800-2607051800-omedes--0.pdf 05-Jul-2026 18:31:30 333432
wst04-VHDL20_DWLH_060200-2607060200-omedes--0.pdf 06-Jul-2026 02:30:21 333865
wst04-VHDL20_DWLH_060400-2607060400-omedes--0.pdf 06-Jul-2026 05:00:41 332660
wst04-VHDL20_DWLH_060800-2607060800-omedes--0.pdf 06-Jul-2026 08:30:40 332969
wst04-VHDL20_DWLI_041800-2607041800-omedes--0.pdf 04-Jul-2026 18:31:22 336990
wst04-VHDL20_DWLI_050200-2607050200-omedes--0.pdf 05-Jul-2026 02:30:25 336477
wst04-VHDL20_DWLI_050400-2607050400-omedes--0.pdf 05-Jul-2026 05:00:41 336955
wst04-VHDL20_DWLI_050800-2607050800-omedes--0.pdf 05-Jul-2026 08:30:40 381408
wst04-VHDL20_DWLI_051800-2607051800-omedes--0.pdf 05-Jul-2026 18:31:30 335776
wst04-VHDL20_DWLI_060200-2607060200-omedes--0.pdf 06-Jul-2026 02:30:21 336203
wst04-VHDL20_DWLI_060400-2607060400-omedes--0.pdf 06-Jul-2026 05:00:41 334994
wst04-VHDL20_DWLI_060800-2607060800-omedes--0.pdf 06-Jul-2026 08:30:48 379838
wst04-VHDL20_DWMO_041800-2607041800-omedes--0.pdf 04-Jul-2026 18:30:16 347583
wst04-VHDL20_DWMO_050200-2607050200-omedes--0.pdf 05-Jul-2026 02:30:25 451539
wst04-VHDL20_DWMO_050400-2607050400-omedes--0.pdf 05-Jul-2026 05:00:17 451267
wst04-VHDL20_DWMO_050800-2607050800-omedes--0.pdf 05-Jul-2026 08:30:21 451581
wst04-VHDL20_DWMO_051800-2607051800-omedes--0.pdf 05-Jul-2026 18:30:18 350611
wst04-VHDL20_DWMO_060200-2607060200-omedes--0.pdf 06-Jul-2026 02:30:17 455618
wst04-VHDL20_DWMO_060400-2607060400-omedes--0.pdf 06-Jul-2026 05:00:11 455092
wst04-VHDL20_DWMO_060800-2607060800-omedes--0.pdf 06-Jul-2026 08:30:21 455215
wst04-VHDL20_DWMP_041800-2607041800-omedes--0.pdf 04-Jul-2026 18:30:16 449733
wst04-VHDL20_DWMP_050200-2607050200-omedes--0.pdf 05-Jul-2026 02:30:25 553377
wst04-VHDL20_DWMP_050400-2607050400-omedes--0.pdf 05-Jul-2026 05:00:17 553213
wst04-VHDL20_DWMP_050800-2607050800-omedes--0.pdf 05-Jul-2026 08:30:21 450223
wst04-VHDL20_DWMP_051800-2607051800-omedes--0.pdf 05-Jul-2026 18:30:18 468169
wst04-VHDL20_DWMP_060200-2607060200-omedes--0.pdf 06-Jul-2026 02:30:17 575267
wst04-VHDL20_DWMP_060400-2607060400-omedes--0.pdf 06-Jul-2026 05:00:17 575198
wst04-VHDL20_DWMP_060800-2607060800-omedes--0.pdf 06-Jul-2026 08:30:21 467367
wst04-VHDL20_DWPG_041800-2607041800-omedes--0.pdf 04-Jul-2026 18:31:22 338186
wst04-VHDL20_DWPG_050200-2607050200-omedes--0.pdf 05-Jul-2026 02:30:28 239323
wst04-VHDL20_DWPG_050400-2607050400-omedes--0.pdf 05-Jul-2026 05:00:31 338691
wst04-VHDL20_DWPG_050800-2607050800-omedes--0.pdf 05-Jul-2026 08:30:40 383440
wst04-VHDL20_DWPG_051800-2607051800-omedes--0.pdf 05-Jul-2026 18:31:30 341240
wst04-VHDL20_DWPG_060200-2607060200-omedes--0.pdf 06-Jul-2026 02:30:21 241483
wst04-VHDL20_DWPG_060400-2607060400-omedes--0.pdf 06-Jul-2026 05:00:31 341048
wst04-VHDL20_DWPG_060800-2607060800-omedes--0.pdf 06-Jul-2026 08:30:40 385852
wst04-VHDL20_DWPH_041800-2607041800-omedes--0.pdf 04-Jul-2026 18:31:22 237888
wst04-VHDL20_DWPH_050200-2607050200-omedes--0.pdf 05-Jul-2026 02:30:25 237048
wst04-VHDL20_DWPH_050400-2607050400-omedes--0.pdf 05-Jul-2026 05:00:31 237611
wst04-VHDL20_DWPH_050800-2607050800-omedes--0.pdf 05-Jul-2026 08:30:40 238253
wst04-VHDL20_DWPH_051800-2607051800-omedes--0.pdf 05-Jul-2026 18:31:30 245794
wst04-VHDL20_DWPH_060200-2607060200-omedes--0.pdf 06-Jul-2026 02:30:21 245835
wst04-VHDL20_DWPH_060400-2607060400-omedes--0.pdf 06-Jul-2026 05:00:31 245213
wst04-VHDL20_DWPH_060800-2607060800-omedes--0.pdf 06-Jul-2026 08:30:40 246463
wst04-VHDL20_DWSG_041800-2607041800-omedes--0.pdf 04-Jul-2026 18:30:16 343028
wst04-VHDL20_DWSG_050200-2607050200-omedes--0.pdf 05-Jul-2026 02:30:14 341977
wst04-VHDL20_DWSG_050400-2607050400-omedes--0.pdf 05-Jul-2026 05:11:51 341875
wst04-VHDL20_DWSG_050800-2607050800-omedes--0.pdf 05-Jul-2026 08:30:21 343319
wst04-VHDL20_DWSG_051800-2607051800-omedes--0.pdf 05-Jul-2026 18:30:11 353233
wst04-VHDL20_DWSG_060200-2607060200-omedes--0.pdf 06-Jul-2026 02:30:15 352735
wst04-VHDL20_DWSG_060400-2607060400-omedes--0.pdf 06-Jul-2026 05:00:11 352805
wst04-VHDL20_DWSG_060800-2607060800-omedes--0.pdf 06-Jul-2026 08:30:16 352837