Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_260600 26-Mar-2026 15:57:05 4721
SXDL31_DWAV_251800 25-Mar-2026 17:13:49 2713
SXDL31_DWAV_260800 26-Mar-2026 08:53:15 9088
SXDL31_DWAV_261800 26-Mar-2026 17:52:49 5334
SXDL31_DWAV_270800 27-Mar-2026 07:47:50 12739
SXDL31_DWAV_LATEST 27-Mar-2026 07:47:50 12739
SXDL33_DWAV_260000 26-Mar-2026 10:48:40 7917
SXDL33_DWAV_270000 27-Mar-2026 09:55:58 8611
SXDL33_DWAV_LATEST 27-Mar-2026 09:55:58 8611
ber01-FWDL39_DWMS_261230-2603261230-dsw--0-ia5 26-Mar-2026 12:35:37 1685
ber01-FWDL39_DWMS_271230-2603271230-dsw--0-ia5 27-Mar-2026 12:55:32 1508
ber01-VHDL13_DWEH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:28:16 3012
ber01-VHDL13_DWEH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:28:12 3270
ber01-VHDL13_DWEH_260400-2603260400-dsw--0-ia5 26-Mar-2026 05:58:17 3316
ber01-VHDL13_DWEH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:28:16 3108
ber01-VHDL13_DWEH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:28:12 2404
ber01-VHDL13_DWEH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:28:11 2746
ber01-VHDL13_DWEH_270400-2603270400-dsw--0-ia5 27-Mar-2026 05:58:17 2951
ber01-VHDL13_DWEH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:28:16 3058
ber01-VHDL13_DWHG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:10 3672
ber01-VHDL13_DWHG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:08 4194
ber01-VHDL13_DWHG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 4245
ber01-VHDL13_DWHG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:11 3949
ber01-VHDL13_DWHG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:07 2911
ber01-VHDL13_DWHG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:07 2539
ber01-VHDL13_DWHG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2537
ber01-VHDL13_DWHG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:07 3247
ber01-VHDL13_DWHH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:10 3462
ber01-VHDL13_DWHH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:08 4015
ber01-VHDL13_DWHH_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 4068
ber01-VHDL13_DWHH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:11 4066
ber01-VHDL13_DWHH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:07 2936
ber01-VHDL13_DWHH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:07 2422
ber01-VHDL13_DWHH_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2420
ber01-VHDL13_DWHH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:07 2792
ber01-VHDL13_DWLG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 3441
ber01-VHDL13_DWLG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:01 3391
ber01-VHDL13_DWLG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:00 3457
ber01-VHDL13_DWLG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3416
ber01-VHDL13_DWLG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 3034
ber01-VHDL13_DWLG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 2899
ber01-VHDL13_DWLG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2836
ber01-VHDL13_DWLG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 3175
ber01-VHDL13_DWLH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 3344
ber01-VHDL13_DWLH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:01 3237
ber01-VHDL13_DWLH_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:00 3303
ber01-VHDL13_DWLH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3173
ber01-VHDL13_DWLH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 3085
ber01-VHDL13_DWLH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 3127
ber01-VHDL13_DWLH_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 3094
ber01-VHDL13_DWLH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 3045
ber01-VHDL13_DWLI_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 3166
ber01-VHDL13_DWLI_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:01 3337
ber01-VHDL13_DWLI_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:00 3401
ber01-VHDL13_DWLI_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3295
ber01-VHDL13_DWLI_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 3012
ber01-VHDL13_DWLI_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 2929
ber01-VHDL13_DWLI_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2867
ber01-VHDL13_DWLI_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 2832
ber01-VHDL13_DWMG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 3393
ber01-VHDL13_DWMG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:01 3894
ber01-VHDL13_DWMG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:03 3530
ber01-VHDL13_DWMG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3643
ber01-VHDL13_DWMG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 2970
ber01-VHDL13_DWMG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 3251
ber01-VHDL13_DWMG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 3173
ber01-VHDL13_DWMG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 3348
ber01-VHDL13_DWMO_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 2825
ber01-VHDL13_DWMO_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:01 3433
ber01-VHDL13_DWMO_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:03 2983
ber01-VHDL13_DWMO_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3154
ber01-VHDL13_DWMO_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 2511
ber01-VHDL13_DWMO_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 2912
ber01-VHDL13_DWMO_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:02 2754
ber01-VHDL13_DWMO_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 3006
ber01-VHDL13_DWMP_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 3462
ber01-VHDL13_DWMP_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:01 4005
ber01-VHDL13_DWMP_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:03 3654
ber01-VHDL13_DWMP_260800_COR-2603260800-dsw--0-ia5 26-Mar-2026 15:17:26 3521
ber01-VHDL13_DWMP_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 2748
ber01-VHDL13_DWMP_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 3041
ber01-VHDL13_DWMP_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:02 2949
ber01-VHDL13_DWMP_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 3233
ber01-VHDL13_DWOG_251700-2603251700-dsw--0-ia5 25-Mar-2026 19:00:01 4979
ber01-VHDL13_DWOG_251700_COR-2603251700-dsw--0-ia5 25-Mar-2026 22:49:34 4997
ber01-VHDL13_DWOG_260300-2603260300-dsw--0-ia5 26-Mar-2026 04:00:02 5881
ber01-VHDL13_DWOG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 4856
ber01-VHDL13_DWOG_261700-2603261700-dsw--0-ia5 26-Mar-2026 19:00:01 3676
ber01-VHDL13_DWOG_270300-2603270300-dsw--0-ia5 27-Mar-2026 04:00:01 4035
ber01-VHDL13_DWOG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 4042
ber01-VHDL13_DWOH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:28:12 2886
ber01-VHDL13_DWOH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:28:12 3302
ber01-VHDL13_DWOH_260400-2603260400-dsw--0-ia5 26-Mar-2026 05:58:11 3352
ber01-VHDL13_DWOH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:28:16 3185
ber01-VHDL13_DWOH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:28:16 2502
ber01-VHDL13_DWOH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:28:11 2773
ber01-VHDL13_DWOH_270400-2603270400-dsw--0-ia5 27-Mar-2026 05:58:11 2842
ber01-VHDL13_DWOH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:28:12 2770
ber01-VHDL13_DWOI_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:28:16 2955
ber01-VHDL13_DWOI_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:28:16 3259
ber01-VHDL13_DWOI_260400-2603260400-dsw--0-ia5 26-Mar-2026 05:58:17 3329
ber01-VHDL13_DWOI_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:28:12 3145
ber01-VHDL13_DWOI_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:28:16 2468
ber01-VHDL13_DWOI_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:28:16 2617
ber01-VHDL13_DWOI_270400-2603270400-dsw--0-ia5 27-Mar-2026 05:58:11 2748
ber01-VHDL13_DWOI_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:28:16 2883
ber01-VHDL13_DWON_251604-2603251604-dsw--0-ia5 25-Mar-2026 16:04:37 3846
ber01-VHDL13_DWON_251806-2603251806-dsw--0-ia5 25-Mar-2026 18:06:47 3785
ber01-VHDL13_DWON_252249-2603252249-dsw--0-ia5 25-Mar-2026 22:49:17 3785
ber01-VHDL13_DWON_260350-2603260350-dsw--0-ia5 26-Mar-2026 03:50:16 4640
ber01-VHDL13_DWON_260629-2603260629-dsw--0-ia5 26-Mar-2026 06:29:11 4960
ber01-VHDL13_DWON_260715-2603260715-dsw--0-ia5 26-Mar-2026 07:15:01 4659
ber01-VHDL13_DWON_260914-2603260914-dsw--0-ia5 26-Mar-2026 09:14:27 4583
ber01-VHDL13_DWON_260941-2603260941-dsw--0-ia5 26-Mar-2026 09:41:47 4583
ber01-VHDL13_DWON_261531-2603261531-dsw--0-ia5 26-Mar-2026 15:31:16 3997
ber01-VHDL13_DWON_261801-2603261801-dsw--0-ia5 26-Mar-2026 18:01:46 3326
ber01-VHDL13_DWON_270141-2603270141-dsw--0-ia5 27-Mar-2026 01:41:51 3524
ber01-VHDL13_DWON_270219-2603270219-dsw--0-ia5 27-Mar-2026 02:19:47 3524
ber01-VHDL13_DWON_270347-2603270347-dsw--0-ia5 27-Mar-2026 03:47:11 3528
ber01-VHDL13_DWON_270629-2603270629-dsw--0-ia5 27-Mar-2026 06:29:11 3721
ber01-VHDL13_DWON_270652-2603270652-dsw--0-ia5 27-Mar-2026 06:52:16 3724
ber01-VHDL13_DWON_270848-2603270848-dsw--0-ia5 27-Mar-2026 08:48:21 3604
ber01-VHDL13_DWPG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 2992
ber01-VHDL13_DWPG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:01 3094
ber01-VHDL13_DWPG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:00 2927
ber01-VHDL13_DWPG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3008
ber01-VHDL13_DWPG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 2562
ber01-VHDL13_DWPG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 2737
ber01-VHDL13_DWPG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2507
ber01-VHDL13_DWPG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 3017
ber01-VHDL13_DWPH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 3343
ber01-VHDL13_DWPH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:01 3511
ber01-VHDL13_DWPH_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:00 3300
ber01-VHDL13_DWPH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3455
ber01-VHDL13_DWPH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 2655
ber01-VHDL13_DWPH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 2765
ber01-VHDL13_DWPH_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2590
ber01-VHDL13_DWPH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 3069
ber01-VHDL13_DWSG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:30:04 3155
ber01-VHDL13_DWSG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:30:08 3603
ber01-VHDL13_DWSG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 3611
ber01-VHDL13_DWSG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:30:04 3298
ber01-VHDL13_DWSG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:30:03 2507
ber01-VHDL13_DWSG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:30:02 2765
ber01-VHDL13_DWSG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2715
ber01-VHDL13_DWSG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:30:01 2770
ber01-VHDL17_DWOG_261200-2603261200-dsw--0-ia5 26-Mar-2026 12:41:37 3390
ber01-VHDL17_DWOG_271200-2603271200-dsw--0-ia5 27-Mar-2026 11:48:22 2365
swis2-VHDL20_DWEG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3375
swis2-VHDL20_DWEG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:06 3731
swis2-VHDL20_DWEG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:15:06 3739
swis2-VHDL20_DWEG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 3798
swis2-VHDL20_DWEG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 2895
swis2-VHDL20_DWEG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:02 3119
swis2-VHDL20_DWEG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:15:02 3230
swis2-VHDL20_DWEG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3370
swis2-VHDL20_DWEH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3535
swis2-VHDL20_DWEH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:06 3747
swis2-VHDL20_DWEH_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:15:06 3709
swis2-VHDL20_DWEH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:06 3736
swis2-VHDL20_DWEH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 2819
swis2-VHDL20_DWEH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:02 3131
swis2-VHDL20_DWEH_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:15:02 3324
swis2-VHDL20_DWEH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3656
swis2-VHDL20_DWEI_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3469
swis2-VHDL20_DWEI_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:06 3701
swis2-VHDL20_DWEI_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:15:06 3747
swis2-VHDL20_DWEI_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:06 3816
swis2-VHDL20_DWEI_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 2886
swis2-VHDL20_DWEI_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:02 2979
swis2-VHDL20_DWEI_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:15:02 3178
swis2-VHDL20_DWEI_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3541
swis2-VHDL20_DWHG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3855
swis2-VHDL20_DWHG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 4380
swis2-VHDL20_DWHG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 4428
swis2-VHDL20_DWHG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 4926
swis2-VHDL20_DWHG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:06 3094
swis2-VHDL20_DWHG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:02 2725
swis2-VHDL20_DWHG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2720
swis2-VHDL20_DWHG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:06 3932
swis2-VHDL20_DWHH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3648
swis2-VHDL20_DWHH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 4201
swis2-VHDL20_DWHH_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 4254
swis2-VHDL20_DWHH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 4859
swis2-VHDL20_DWHH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:06 3122
swis2-VHDL20_DWHH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:02 2608
swis2-VHDL20_DWHH_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:06 2606
swis2-VHDL20_DWHH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:06 3394
swis2-VHDL20_DWLG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3967
swis2-VHDL20_DWLG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 3922
swis2-VHDL20_DWLG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 3845
swis2-VHDL20_DWLG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 4028
swis2-VHDL20_DWLG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 3501
swis2-VHDL20_DWLG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:06 3366
swis2-VHDL20_DWLG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:12 3177
swis2-VHDL20_DWLG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3751
swis2-VHDL20_DWLH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3754
swis2-VHDL20_DWLH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 3638
swis2-VHDL20_DWLH_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 3700
swis2-VHDL20_DWLH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 3793
swis2-VHDL20_DWLH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 3556
swis2-VHDL20_DWLH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:06 3598
swis2-VHDL20_DWLH_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:12 3442
swis2-VHDL20_DWLH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3628
swis2-VHDL20_DWLI_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3580
swis2-VHDL20_DWLI_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 3744
swis2-VHDL20_DWLI_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 3792
swis2-VHDL20_DWLI_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 3909
swis2-VHDL20_DWLI_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 3482
swis2-VHDL20_DWLI_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:06 3399
swis2-VHDL20_DWLI_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:12 3210
swis2-VHDL20_DWLI_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3409
swis2-VHDL20_DWMG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:01 3815
swis2-VHDL20_DWMG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 4340
swis2-VHDL20_DWMG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:15:02 3990
swis2-VHDL20_DWMG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:06 4339
swis2-VHDL20_DWMG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 3453
swis2-VHDL20_DWMG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:02 3736
swis2-VHDL20_DWMG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:15:06 3605
swis2-VHDL20_DWMG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 4035
swis2-VHDL20_DWMO_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:01 3294
swis2-VHDL20_DWMO_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 3904
swis2-VHDL20_DWMO_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:15:02 3417
swis2-VHDL20_DWMO_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:06 3793
swis2-VHDL20_DWMO_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 2935
swis2-VHDL20_DWMO_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:02 3338
swis2-VHDL20_DWMO_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:15:06 3183
swis2-VHDL20_DWMO_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3677
swis2-VHDL20_DWMP_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:01 3952
swis2-VHDL20_DWMP_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 4514
swis2-VHDL20_DWMP_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:15:02 4116
swis2-VHDL20_DWMP_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:06 4221
swis2-VHDL20_DWMP_260800_COR-2603260800-dsw--0-ia5 26-Mar-2026 15:17:26 4225
swis2-VHDL20_DWMP_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 3222
swis2-VHDL20_DWMP_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:06 3526
swis2-VHDL20_DWMP_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:15:06 3384
swis2-VHDL20_DWMP_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3883
swis2-VHDL20_DWPG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 3715
swis2-VHDL20_DWPG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 3534
swis2-VHDL20_DWPG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 3400
swis2-VHDL20_DWPG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 3614
swis2-VHDL20_DWPG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 3168
swis2-VHDL20_DWPG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:06 3213
swis2-VHDL20_DWPG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:12 2833
swis2-VHDL20_DWPG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3593
swis2-VHDL20_DWPH_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:06 4086
swis2-VHDL20_DWPH_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 4011
swis2-VHDL20_DWPH_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:00:12 3778
swis2-VHDL20_DWPH_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 4064
swis2-VHDL20_DWPH_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 3264
swis2-VHDL20_DWPH_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:06 3243
swis2-VHDL20_DWPH_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:00:12 2918
swis2-VHDL20_DWPH_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:01 3625
swis2-VHDL20_DWSG_251300-2603251300-dsw--0-ia5 25-Mar-2026 14:45:07 4609
swis2-VHDL20_DWSG_251800-2603251800-dsw--0-ia5 25-Mar-2026 19:45:01 3578
swis2-VHDL20_DWSG_260200-2603260200-dsw--0-ia5 26-Mar-2026 03:45:03 4013
swis2-VHDL20_DWSG_260400-2603260400-dsw--0-ia5 26-Mar-2026 06:15:02 4097
swis2-VHDL20_DWSG_260800-2603260800-dsw--0-ia5 26-Mar-2026 09:45:02 3986
swis2-VHDL20_DWSG_261300-2603261300-dsw--0-ia5 26-Mar-2026 14:45:02 3842
swis2-VHDL20_DWSG_261800-2603261800-dsw--0-ia5 26-Mar-2026 19:45:04 2972
swis2-VHDL20_DWSG_270200-2603270200-dsw--0-ia5 27-Mar-2026 03:45:02 3226
swis2-VHDL20_DWSG_270400-2603270400-dsw--0-ia5 27-Mar-2026 06:15:02 3124
swis2-VHDL20_DWSG_270800-2603270800-dsw--0-ia5 27-Mar-2026 09:45:06 3380
wst04-VHDL20_DWEG_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:12 242631
wst04-VHDL20_DWEG_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:12 243813
wst04-VHDL20_DWEG_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:15:22 243416
wst04-VHDL20_DWEG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:12 245075
wst04-VHDL20_DWEG_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:12 242576
wst04-VHDL20_DWEG_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:12 244020
wst04-VHDL20_DWEG_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:15:12 243483
wst04-VHDL20_DWEG_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:12 247404
wst04-VHDL20_DWEH_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:12 245701
wst04-VHDL20_DWEH_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:17 246081
wst04-VHDL20_DWEH_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:15:26 245512
wst04-VHDL20_DWEH_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:12 243198
wst04-VHDL20_DWEH_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:12 241203
wst04-VHDL20_DWEH_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:16 243278
wst04-VHDL20_DWEH_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:15:16 242859
wst04-VHDL20_DWEH_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:12 243374
wst04-VHDL20_DWEI_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:12 349990
wst04-VHDL20_DWEI_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:17 349780
wst04-VHDL20_DWEI_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:15:26 349786
wst04-VHDL20_DWEI_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:16 348580
wst04-VHDL20_DWEI_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:12 347162
wst04-VHDL20_DWEI_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:22 348013
wst04-VHDL20_DWEI_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:15:22 347891
wst04-VHDL20_DWEI_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:18 351819
wst04-VHDL20_DWHG_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:22 349581
wst04-VHDL20_DWHG_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:20 351104
wst04-VHDL20_DWHG_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:00:12 351256
wst04-VHDL20_DWHG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:28 343773
wst04-VHDL20_DWHG_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:22 339884
wst04-VHDL20_DWHG_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:16 339337
wst04-VHDL20_DWHG_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:00:12 339327
wst04-VHDL20_DWHG_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:22 351142
wst04-VHDL20_DWHH_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:22 335476
wst04-VHDL20_DWHH_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:20 336195
wst04-VHDL20_DWHH_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:00:12 336319
wst04-VHDL20_DWHH_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:28 328942
wst04-VHDL20_DWHH_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:16 325636
wst04-VHDL20_DWHH_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:16 325025
wst04-VHDL20_DWHH_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:00:12 325025
wst04-VHDL20_DWHH_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:26 332853
wst04-VHDL20_DWLG_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:26 334018
wst04-VHDL20_DWLG_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:22 334048
wst04-VHDL20_DWLG_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:00:42 334005
wst04-VHDL20_DWLG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:32 321181
wst04-VHDL20_DWLG_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:22 321109
wst04-VHDL20_DWLG_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:22 320733
wst04-VHDL20_DWLG_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:00:42 320149
wst04-VHDL20_DWLG_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:32 323372
wst04-VHDL20_DWLH_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:26 336790
wst04-VHDL20_DWLH_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:22 336687
wst04-VHDL20_DWLH_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:00:42 336652
wst04-VHDL20_DWLH_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:26 333426
wst04-VHDL20_DWLH_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:22 332386
wst04-VHDL20_DWLH_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:26 332910
wst04-VHDL20_DWLH_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:00:42 332011
wst04-VHDL20_DWLH_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:26 338412
wst04-VHDL20_DWLI_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:22 338397
wst04-VHDL20_DWLI_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:28 338566
wst04-VHDL20_DWLI_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:00:42 338578
wst04-VHDL20_DWLI_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:32 329052
wst04-VHDL20_DWLI_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:26 328709
wst04-VHDL20_DWLI_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:22 328931
wst04-VHDL20_DWLI_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:00:42 327749
wst04-VHDL20_DWLI_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:32 333864
wst04-VHDL20_DWMG_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:16 552228
wst04-VHDL20_DWMG_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:17 552740
wst04-VHDL20_DWMG_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:15:22 552383
wst04-VHDL20_DWMG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:22 536001
wst04-VHDL20_DWMG_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:16 534315
wst04-VHDL20_DWMG_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:16 534268
wst04-VHDL20_DWMG_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:15:22 533972
wst04-VHDL20_DWMG_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:22 530417
wst04-VHDL20_DWMO_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:16 446786
wst04-VHDL20_DWMO_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:12 447276
wst04-VHDL20_DWMO_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:15:16 447634
wst04-VHDL20_DWMO_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:22 435856
wst04-VHDL20_DWMO_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:16 433704
wst04-VHDL20_DWMO_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:12 434183
wst04-VHDL20_DWMO_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:15:22 434632
wst04-VHDL20_DWMO_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:22 436952
wst04-VHDL20_DWMP_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:16 554753
wst04-VHDL20_DWMP_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:17 553914
wst04-VHDL20_DWMP_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:15:22 555266
wst04-VHDL20_DWMP_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:22 548376
wst04-VHDL20_DWMP_260800_COR-2603260800-omedes-..> 26-Mar-2026 15:17:36 548376
wst04-VHDL20_DWMP_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:16 545755
wst04-VHDL20_DWMP_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:12 544791
wst04-VHDL20_DWMP_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:15:22 545786
wst04-VHDL20_DWMP_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:22 532661
wst04-VHDL20_DWPG_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:26 354419
wst04-VHDL20_DWPG_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:28 353978
wst04-VHDL20_DWPG_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:00:32 353731
wst04-VHDL20_DWPG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:32 382976
wst04-VHDL20_DWPG_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:26 338310
wst04-VHDL20_DWPG_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:26 338263
wst04-VHDL20_DWPG_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:00:32 337362
wst04-VHDL20_DWPG_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:32 394619
wst04-VHDL20_DWPH_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:22 293244
wst04-VHDL20_DWPH_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:22 248290
wst04-VHDL20_DWPH_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:00:32 248396
wst04-VHDL20_DWPH_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:26 283990
wst04-VHDL20_DWPH_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:22 281644
wst04-VHDL20_DWPH_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:22 237082
wst04-VHDL20_DWPH_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:00:32 236280
wst04-VHDL20_DWPH_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:26 295531
wst04-VHDL20_DWSG_251300-2603251300-omedes--0.pdf 25-Mar-2026 14:45:15 346868
wst04-VHDL20_DWSG_251800-2603251800-omedes--0.pdf 25-Mar-2026 19:45:12 344977
wst04-VHDL20_DWSG_260200-2603260200-omedes--0.pdf 26-Mar-2026 03:45:12 345811
wst04-VHDL20_DWSG_260400-2603260400-omedes--0.pdf 26-Mar-2026 06:15:12 346312
wst04-VHDL20_DWSG_260800-2603260800-omedes--0.pdf 26-Mar-2026 09:45:12 338565
wst04-VHDL20_DWSG_261300-2603261300-omedes--0.pdf 26-Mar-2026 14:45:20 338295
wst04-VHDL20_DWSG_261800-2603261800-omedes--0.pdf 26-Mar-2026 19:45:12 336368
wst04-VHDL20_DWSG_270200-2603270200-omedes--0.pdf 27-Mar-2026 03:45:18 336623
wst04-VHDL20_DWSG_270400-2603270400-omedes--0.pdf 27-Mar-2026 06:15:18 336799
wst04-VHDL20_DWSG_270800-2603270800-omedes--0.pdf 27-Mar-2026 09:45:11 340276