Index of /weather/text_forecasts/txt/
../
FPDL13_DWMZ_020600 02-Nov-2026 12:54:54 2509
FPDL13_DWMZ_030600 03-Nov-2026 13:22:05 2433
SXDL31_DWAV_020810 02-Nov-2026 08:26:19 7134
SXDL31_DWAV_030810 03-Nov-2026 08:13:21 10600
SXDL31_DWAV_031810 03-Nov-2026 17:08:24 7064
SXDL31_DWAV_LATEST 03-Nov-2026 17:08:24 7064
SXDL33_DWAV_020000 02-Nov-2026 11:00:08 7573
SXDL33_DWAV_030000 03-Nov-2026 10:40:54 9069
SXDL33_DWAV_LATEST 03-Nov-2026 10:40:54 9069
ber01-FWDL39_DWMS_021200-2611021200-dsw--0-ia5 02-Nov-2026 13:09:12 2221
ber01-FWDL39_DWMS_031200-2611031200-dsw--0-ia5 03-Nov-2026 13:11:48 2004
ber01-VHDL13_DWEG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:30 3174
ber01-VHDL13_DWEG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:26 3565
ber01-VHDL13_DWEH_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:20 3567
ber01-VHDL13_DWEH_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 4056
ber01-VHDL13_DWEH_030800_COR-2611030800-dsw--0-ia5 03-Nov-2026 10:22:14 4060
ber01-VHDL13_DWEI_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:30 3085
ber01-VHDL13_DWEI_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:25 3443
ber01-VHDL13_DWHG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 4036
ber01-VHDL13_DWHG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 3983
ber01-VHDL13_DWHH_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 3381
ber01-VHDL13_DWHH_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 3165
ber01-VHDL13_DWLG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:04 2528
ber01-VHDL13_DWLG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:10 2628
ber01-VHDL13_DWLH_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:04 2402
ber01-VHDL13_DWLH_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:10 2488
ber01-VHDL13_DWLI_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:04 2536
ber01-VHDL13_DWLI_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:10 2562
ber01-VHDL13_DWMO_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:04 2706
ber01-VHDL13_DWMO_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:10 3003
ber01-VHDL13_DWMP_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:04 3162
ber01-VHDL13_DWMP_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:10 3137
ber01-VHDL13_DWOG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 3102
ber01-VHDL13_DWOG_020800_COR-2611020800-dsw--0-ia5 02-Nov-2026 11:45:09 3108
ber01-VHDL13_DWOG_021700-2611021700-dsw--0-ia5 02-Nov-2026 19:00:14 2834
ber01-VHDL13_DWOG_030300-2611030300-dsw--0-ia5 03-Nov-2026 04:00:08 2818
ber01-VHDL13_DWOG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 2955
ber01-VHDL13_DWOG_031700-2611031700-dsw--0-ia5 03-Nov-2026 19:00:06 2770
ber01-VHDL13_DWOG_040300-2611040300-dsw--0-ia5 04-Nov-2026 04:00:06 3013
ber01-VHDL13_DWON_021142-2611021142-dsw--0-ia5 02-Nov-2026 11:42:59 2775
ber01-VHDL13_DWON_021144-2611021144-dsw--0-ia5 02-Nov-2026 11:44:49 2775
ber01-VHDL13_DWON_021547-2611021547-dsw--0-ia5 02-Nov-2026 15:47:45 2286
ber01-VHDL13_DWON_021809-2611021809-dsw--0-ia5 02-Nov-2026 18:09:33 2427
ber01-VHDL13_DWON_030214-2611030214-dsw--0-ia5 03-Nov-2026 02:14:08 2733
ber01-VHDL13_DWON_030344-2611030344-dsw--0-ia5 03-Nov-2026 03:44:38 2733
ber01-VHDL13_DWON_030629-2611030629-dsw--0-ia5 03-Nov-2026 06:29:14 2820
ber01-VHDL13_DWON_030701-2611030701-dsw--0-ia5 03-Nov-2026 07:01:50 3069
ber01-VHDL13_DWON_030845-2611030845-dsw--0-ia5 03-Nov-2026 08:45:58 3069
ber01-VHDL13_DWON_031513-2611031513-dsw--0-ia5 03-Nov-2026 15:14:57 2794
ber01-VHDL13_DWON_031532-2611031532-dsw--0-ia5 03-Nov-2026 15:32:31 2953
ber01-VHDL13_DWON_031822-2611031822-dsw--0-ia5 03-Nov-2026 18:22:14 2950
ber01-VHDL13_DWON_032123-2611032123-dsw--0-ia5 03-Nov-2026 21:23:54 2902
ber01-VHDL13_DWON_032340-2611032340-dsw--0-ia5 03-Nov-2026 23:40:14 2614
ber01-VHDL13_DWON_040134-2611040134-dsw--0-ia5 04-Nov-2026 01:35:06 2680
ber01-VHDL13_DWON_040613-2611040613-dsw--0-ia5 04-Nov-2026 06:13:49 2630
ber01-VHDL13_DWON_040629-2611040629-dsw--0-ia5 04-Nov-2026 06:29:59 2708
ber01-VHDL13_DWON_040732-2611040732-dsw--0-ia5 04-Nov-2026 07:32:30 2990
ber01-VHDL13_DWPG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:04 2288
ber01-VHDL13_DWPG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:10 2623
ber01-VHDL13_DWPH_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:04 2502
ber01-VHDL13_DWPH_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 2581
ber01-VHDL13_DWSG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 2849
ber01-VHDL13_DWSG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:10 3141
ber01-VHDL17_DWOG_021200-2611021200-dsw--0-ia5 02-Nov-2026 12:01:16 2560
ber01-VHDL17_DWOG_031200-2611031200-dsw--0-ia5 03-Nov-2026 11:55:51 2816
swis2-VHDL20_DWEG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 1908
swis2-VHDL20_DWEG_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:30:09 1237
swis2-VHDL20_DWEG_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:15 1341
swis2-VHDL20_DWEG_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:59 1475
swis2-VHDL20_DWEG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 1937
swis2-VHDL20_DWEG_031800-2611031800-dsw--0-ia5 03-Nov-2026 19:30:11 1516
swis2-VHDL20_DWEG_031800_COR-2611031800-dsw--0-ia5 03-Nov-2026 20:16:39 1354
swis2-VHDL20_DWEG_040200-2611040200-dsw--0-ia5 04-Nov-2026 03:30:09 1310
swis2-VHDL20_DWEG_040400-2611040400-dsw--0-ia5 04-Nov-2026 06:01:04 1500
swis2-VHDL20_DWEH_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 1979
swis2-VHDL20_DWEH_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:30:09 1312
swis2-VHDL20_DWEH_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:15 1124
swis2-VHDL20_DWEH_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:59 1508
swis2-VHDL20_DWEH_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 1985
swis2-VHDL20_DWEH_031800-2611031800-dsw--0-ia5 03-Nov-2026 19:30:11 1531
swis2-VHDL20_DWEH_031800_COR-2611031800-dsw--0-ia5 03-Nov-2026 20:17:09 1318
swis2-VHDL20_DWEH_040200-2611040200-dsw--0-ia5 04-Nov-2026 03:30:09 1119
swis2-VHDL20_DWEH_040400-2611040400-dsw--0-ia5 04-Nov-2026 06:01:04 1549
swis2-VHDL20_DWEI_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 2024
swis2-VHDL20_DWEI_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:30:09 1277
swis2-VHDL20_DWEI_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:15 1391
swis2-VHDL20_DWEI_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:59 1543
swis2-VHDL20_DWEI_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 2059
swis2-VHDL20_DWEI_031800-2611031800-dsw--0-ia5 03-Nov-2026 19:30:11 1548
swis2-VHDL20_DWEI_031800_COR-2611031800-dsw--0-ia5 03-Nov-2026 20:18:45 1344
swis2-VHDL20_DWEI_040200-2611040200-dsw--0-ia5 04-Nov-2026 03:30:09 1299
swis2-VHDL20_DWEI_040400-2611040400-dsw--0-ia5 04-Nov-2026 06:01:04 1499
swis2-VHDL20_DWHG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 2144
swis2-VHDL20_DWHG_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:45:11 1899
swis2-VHDL20_DWHG_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:22 1793
swis2-VHDL20_DWHG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 2761
swis2-VHDL20_DWHG_031800-2611031800-dsw--0-ia5 03-Nov-2026 19:45:03 1981
swis2-VHDL20_DWHG_040400-2611040400-dsw--0-ia5 04-Nov-2026 06:00:14 1590
swis2-VHDL20_DWHH_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 1970
swis2-VHDL20_DWHH_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:45:11 1691
swis2-VHDL20_DWHH_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:45:19 1623
swis2-VHDL20_DWHH_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:22 1364
swis2-VHDL20_DWHH_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 2009
swis2-VHDL20_DWHH_031800-2611031800-dsw--0-ia5 03-Nov-2026 19:45:03 1506
swis2-VHDL20_DWHH_040200-2611040200-dsw--0-ia5 04-Nov-2026 03:45:06 1328
swis2-VHDL20_DWHH_040400-2611040400-dsw--0-ia5 04-Nov-2026 06:00:14 1365
swis2-VHDL20_DWLG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:40 1419
swis2-VHDL20_DWLG_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:31:13 1248
swis2-VHDL20_DWLG_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:31 1034
swis2-VHDL20_DWLG_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:22 1147
swis2-VHDL20_DWLG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:36 1428
swis2-VHDL20_DWLG_031800-2611031800-dsw--0-ia5 03-Nov-2026 19:31:11 1357
swis2-VHDL20_DWLG_040200-2611040200-dsw--0-ia5 04-Nov-2026 03:30:27 1181
swis2-VHDL20_DWLG_040400-2611040400-dsw--0-ia5 04-Nov-2026 06:00:14 1016
swis2-VHDL20_DWLH_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:40 1396
swis2-VHDL20_DWLH_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:31:13 1232
swis2-VHDL20_DWLH_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:31 1026
swis2-VHDL20_DWLH_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:22 1130
swis2-VHDL20_DWLH_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:36 1476
swis2-VHDL20_DWLH_031800-2611031800-dsw--0-ia5 03-Nov-2026 19:31:11 1273
swis2-VHDL20_DWLH_040200-2611040200-dsw--0-ia5 04-Nov-2026 03:30:27 1126
swis2-VHDL20_DWLH_040400-2611040400-dsw--0-ia5 04-Nov-2026 06:00:14 1070
swis2-VHDL20_DWLI_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:40 1423
swis2-VHDL20_DWLI_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:31:13 1245
swis2-VHDL20_DWLI_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:31 1036
swis2-VHDL20_DWLI_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:22 1045
swis2-VHDL20_DWLI_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:36 1420
swis2-VHDL20_DWLI_031800-2611031800-dsw--0-ia5 03-Nov-2026 19:31:11 1256
swis2-VHDL20_DWLI_040200-2611040200-dsw--0-ia5 04-Nov-2026 03:30:27 1319
swis2-VHDL20_DWLI_040400-2611040400-dsw--0-ia5 04-Nov-2026 06:00:14 1183
swis2-VHDL20_DWMO_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 1636
swis2-VHDL20_DWMO_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:30:07 1294
swis2-VHDL20_DWMO_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:15 1411
swis2-VHDL20_DWMO_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:14 1294
swis2-VHDL20_DWMO_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 1862
swis2-VHDL20_DWMO_031800-2611031800-dsw--0-ia5 03-Nov-2026 19:30:11 1784
swis2-VHDL20_DWMO_040200-2611040200-dsw--0-ia5 04-Nov-2026 03:30:03 1630
swis2-VHDL20_DWMO_040400-2611040400-dsw--0-ia5 04-Nov-2026 06:00:04 1718
swis2-VHDL20_DWMP_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:04 1849
swis2-VHDL20_DWMP_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:30:07 1709
swis2-VHDL20_DWMP_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:15 1753
swis2-VHDL20_DWMP_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:14 1529
swis2-VHDL20_DWMP_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:11 1796
swis2-VHDL20_DWMP_031800-2611031800-dsw--0-ia5 03-Nov-2026 19:30:11 1527
swis2-VHDL20_DWMP_040200-2611040200-dsw--0-ia5 04-Nov-2026 03:30:03 1510
swis2-VHDL20_DWMP_040400-2611040400-dsw--0-ia5 04-Nov-2026 06:00:04 1755
swis2-VHDL20_DWPG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:40 1305
swis2-VHDL20_DWPG_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:31:13 1145
swis2-VHDL20_DWPG_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:31 931
swis2-VHDL20_DWPG_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:22 939
swis2-VHDL20_DWPG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:36 1303
swis2-VHDL20_DWPG_031800-2611031800-dsw--0-ia5 03-Nov-2026 19:31:11 1099
swis2-VHDL20_DWPG_040200-2611040200-dsw--0-ia5 04-Nov-2026 03:30:27 1119
swis2-VHDL20_DWPG_040400-2611040400-dsw--0-ia5 04-Nov-2026 06:00:14 1116
swis2-VHDL20_DWPH_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:40 1385
swis2-VHDL20_DWPH_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:31:13 1070
swis2-VHDL20_DWPH_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:31 877
swis2-VHDL20_DWPH_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:22 966
swis2-VHDL20_DWPH_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:36 1351
swis2-VHDL20_DWPH_031800-2611031800-dsw--0-ia5 03-Nov-2026 19:31:11 1066
swis2-VHDL20_DWPH_040200-2611040200-dsw--0-ia5 04-Nov-2026 03:30:27 983
swis2-VHDL20_DWPH_040400-2611040400-dsw--0-ia5 04-Nov-2026 06:00:14 1080
swis2-VHDL20_DWSG_020800-2611020800-dsw--0-ia5 02-Nov-2026 09:30:08 1772
swis2-VHDL20_DWSG_021800-2611021800-dsw--0-ia5 02-Nov-2026 19:30:07 1535
swis2-VHDL20_DWSG_030200-2611030200-dsw--0-ia5 03-Nov-2026 03:30:25 1517
swis2-VHDL20_DWSG_030400-2611030400-dsw--0-ia5 03-Nov-2026 06:00:22 1480
swis2-VHDL20_DWSG_030800-2611030800-dsw--0-ia5 03-Nov-2026 09:30:10 1857
swis2-VHDL20_DWSG_031800-2611031800-dsw--0-ia5 03-Nov-2026 19:30:11 1782
swis2-VHDL20_DWSG_040200-2611040200-dsw--0-ia5 04-Nov-2026 03:30:09 1439
swis2-VHDL20_DWSG_040400-2611040400-dsw--0-ia5 04-Nov-2026 06:00:14 1468
wst04-VHDL20_DWEG_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:30 229439
wst04-VHDL20_DWEG_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:30:23 228942
wst04-VHDL20_DWEG_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:25 229436
wst04-VHDL20_DWEG_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:22 228108
wst04-VHDL20_DWEG_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:36 226019
wst04-VHDL20_DWEG_031800-2611031800-omedes--0.pdf 03-Nov-2026 19:30:33 224867
wst04-VHDL20_DWEG_031800_COR-2611031800-omedes-..> 03-Nov-2026 20:14:39 224822
wst04-VHDL20_DWEG_040200-2611040200-omedes--0.pdf 04-Nov-2026 03:30:19 225290
wst04-VHDL20_DWEG_040400-2611040400-omedes--0.pdf 04-Nov-2026 06:00:14 225475
wst04-VHDL20_DWEH_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:30 228938
wst04-VHDL20_DWEH_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:30:21 228079
wst04-VHDL20_DWEH_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:31 228919
wst04-VHDL20_DWEH_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:22 227674
wst04-VHDL20_DWEH_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:25 231168
wst04-VHDL20_DWEH_031800-2611031800-omedes--0.pdf 03-Nov-2026 19:30:33 229722
wst04-VHDL20_DWEH_031800_COR-2611031800-omedes-..> 03-Nov-2026 20:15:29 229714
wst04-VHDL20_DWEH_040200-2611040200-omedes--0.pdf 04-Nov-2026 03:30:19 230374
wst04-VHDL20_DWEH_040400-2611040400-omedes--0.pdf 04-Nov-2026 06:00:14 231273
wst04-VHDL20_DWEI_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:40 320894
wst04-VHDL20_DWEI_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:30:21 320590
wst04-VHDL20_DWEI_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:31 320602
wst04-VHDL20_DWEI_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:22 319822
wst04-VHDL20_DWEI_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:36 316247
wst04-VHDL20_DWEI_031800-2611031800-omedes--0.pdf 03-Nov-2026 19:30:33 315472
wst04-VHDL20_DWEI_031800_COR-2611031800-omedes-..> 03-Nov-2026 20:16:19 315821
wst04-VHDL20_DWEI_040200-2611040200-omedes--0.pdf 04-Nov-2026 03:30:19 315504
wst04-VHDL20_DWEI_040400-2611040400-omedes--0.pdf 04-Nov-2026 06:00:18 315863
wst04-VHDL20_DWHG_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:43 315647
wst04-VHDL20_DWHG_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:45:30 314862
wst04-VHDL20_DWHG_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:45:19 313645
wst04-VHDL20_DWHG_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:22 313472
wst04-VHDL20_DWHG_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:45 314551
wst04-VHDL20_DWHG_031800-2611031800-omedes--0.pdf 03-Nov-2026 19:45:15 312758
wst04-VHDL20_DWHG_040200-2611040200-omedes--0.pdf 04-Nov-2026 03:45:15 312093
wst04-VHDL20_DWHG_040400-2611040400-omedes--0.pdf 04-Nov-2026 06:00:18 311247
wst04-VHDL20_DWHH_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:43 307318
wst04-VHDL20_DWHH_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:45:30 306312
wst04-VHDL20_DWHH_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:45:19 305725
wst04-VHDL20_DWHH_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:22 216415
wst04-VHDL20_DWHH_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:45 305125
wst04-VHDL20_DWHH_031800-2611031800-omedes--0.pdf 03-Nov-2026 19:45:15 304438
wst04-VHDL20_DWHH_040200-2611040200-omedes--0.pdf 04-Nov-2026 03:45:15 302879
wst04-VHDL20_DWHH_040400-2611040400-omedes--0.pdf 04-Nov-2026 06:00:24 213781
wst04-VHDL20_DWLG_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:51 309104
wst04-VHDL20_DWLG_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:31:34 308897
wst04-VHDL20_DWLG_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:33 307793
wst04-VHDL20_DWLG_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:44 308213
wst04-VHDL20_DWLG_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:45 355915
wst04-VHDL20_DWLG_031800-2611031800-omedes--0.pdf 03-Nov-2026 19:31:30 311271
wst04-VHDL20_DWLG_040200-2611040200-omedes--0.pdf 04-Nov-2026 03:30:27 309786
wst04-VHDL20_DWLG_040400-2611040400-omedes--0.pdf 04-Nov-2026 06:00:44 309695
wst04-VHDL20_DWLH_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:51 309303
wst04-VHDL20_DWLH_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:31:34 309173
wst04-VHDL20_DWLH_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:31 308062
wst04-VHDL20_DWLH_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:44 308436
wst04-VHDL20_DWLH_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:45 356305
wst04-VHDL20_DWLH_031800-2611031800-omedes--0.pdf 03-Nov-2026 19:31:30 311478
wst04-VHDL20_DWLH_040200-2611040200-omedes--0.pdf 04-Nov-2026 03:30:23 309961
wst04-VHDL20_DWLH_040400-2611040400-omedes--0.pdf 04-Nov-2026 06:00:44 309978
wst04-VHDL20_DWLI_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:31:03 358823
wst04-VHDL20_DWLI_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:31:34 314088
wst04-VHDL20_DWLI_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:33 312992
wst04-VHDL20_DWLI_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:44 313257
wst04-VHDL20_DWLI_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:59 358588
wst04-VHDL20_DWLI_031800-2611031800-omedes--0.pdf 03-Nov-2026 19:31:30 313821
wst04-VHDL20_DWLI_040200-2611040200-omedes--0.pdf 04-Nov-2026 03:30:27 313291
wst04-VHDL20_DWLI_040400-2611040400-omedes--0.pdf 04-Nov-2026 06:00:44 312511
wst04-VHDL20_DWMO_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:18 419980
wst04-VHDL20_DWMO_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:30:13 419456
wst04-VHDL20_DWMO_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:25 419948
wst04-VHDL20_DWMO_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:22 421430
wst04-VHDL20_DWMO_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:16 422365
wst04-VHDL20_DWMO_031800-2611031800-omedes--0.pdf 03-Nov-2026 19:30:33 420128
wst04-VHDL20_DWMO_040200-2611040200-omedes--0.pdf 04-Nov-2026 03:30:13 420225
wst04-VHDL20_DWMO_040400-2611040400-omedes--0.pdf 04-Nov-2026 06:00:18 421246
wst04-VHDL20_DWMP_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:20 521270
wst04-VHDL20_DWMP_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:30:21 519927
wst04-VHDL20_DWMP_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:25 520053
wst04-VHDL20_DWMP_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:22 520616
wst04-VHDL20_DWMP_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:16 521372
wst04-VHDL20_DWMP_031800-2611031800-omedes--0.pdf 03-Nov-2026 19:30:33 522830
wst04-VHDL20_DWMP_040200-2611040200-omedes--0.pdf 04-Nov-2026 03:30:13 522228
wst04-VHDL20_DWMP_040400-2611040400-omedes--0.pdf 04-Nov-2026 06:00:18 522422
wst04-VHDL20_DWPG_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:51 355140
wst04-VHDL20_DWPG_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:31:36 310365
wst04-VHDL20_DWPG_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:31 223457
wst04-VHDL20_DWPG_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:35 309627
wst04-VHDL20_DWPG_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:45 358263
wst04-VHDL20_DWPG_031800-2611031800-omedes--0.pdf 03-Nov-2026 19:31:30 313485
wst04-VHDL20_DWPG_040200-2611040200-omedes--0.pdf 04-Nov-2026 03:30:23 224931
wst04-VHDL20_DWPG_040400-2611040400-omedes--0.pdf 04-Nov-2026 06:00:34 312295
wst04-VHDL20_DWPH_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:51 226359
wst04-VHDL20_DWPH_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:31:34 226506
wst04-VHDL20_DWPH_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:31 226117
wst04-VHDL20_DWPH_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:35 226191
wst04-VHDL20_DWPH_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:45 271528
wst04-VHDL20_DWPH_031800-2611031800-omedes--0.pdf 03-Nov-2026 19:31:30 226629
wst04-VHDL20_DWPH_040200-2611040200-omedes--0.pdf 04-Nov-2026 03:30:23 225962
wst04-VHDL20_DWPH_040400-2611040400-omedes--0.pdf 04-Nov-2026 06:00:34 226244
wst04-VHDL20_DWSG_020800-2611020800-omedes--0.pdf 02-Nov-2026 09:30:40 319077
wst04-VHDL20_DWSG_021800-2611021800-omedes--0.pdf 02-Nov-2026 19:30:13 317812
wst04-VHDL20_DWSG_030200-2611030200-omedes--0.pdf 03-Nov-2026 03:30:31 317399
wst04-VHDL20_DWSG_030400-2611030400-omedes--0.pdf 03-Nov-2026 06:00:22 317941
wst04-VHDL20_DWSG_030800-2611030800-omedes--0.pdf 03-Nov-2026 09:30:36 324870
wst04-VHDL20_DWSG_031800-2611031800-omedes--0.pdf 03-Nov-2026 19:30:11 331401
wst04-VHDL20_DWSG_040200-2611040200-omedes--0.pdf 04-Nov-2026 03:30:13 330067
wst04-VHDL20_DWSG_040400-2611040400-omedes--0.pdf 04-Nov-2026 06:00:14 330966